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INTRODUCTION 
Early applications of digital signal processing were mainly to 
simulate or approximate the performance of an analog system on a digital 
computer. In this respect, digital signal processing offered flexi­
bility in modifying the simulated system characteristics. However, the 
complexity of the digital signal processing calculations required so 
much computer processing time that the real-time use of digital signal 
processing technique was impractical. 
The advent of the fast Fourier transform and the development of 
specialized hardware devices, such as hardware multipliers and correla­
tors, drastically reduced the processing time required for digital 
signal processing functions. This resulting increase in processing 
speed has made it possible to incorporate digital signal processing 
functions with real-time applications. 
The development of the microprocessor has had a dramatic affect in 
many areas. Its small size has greatly reduced the complexity of 
previously computer assisted or controlled systems. Its small cost has 
not only made it possible co allow computer applications to previously 
"stand-alone" systems, but has created a whole new class of systems or 
products which were not feasible before. The microprocessor has become 
appealing for so many applications because it is a general purpose, low 
cost device which, by applying unique software, can be adapted to perform 
a specific function. If the specific function involved is a complex one, 
the use of a microprocessor will usually result in a simpler hardware 
configuration than if the function were implemented strictly in hardware. 
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While the general purpose feature of the microprocessor is advan­
tageous for many, many applications, this is not the case for some. Some 
applications may require very complex operations to be performed within 
a relatively short time period. The complex operation must then be 
broken down into many simple steps, each of which must be broken down 
into a series of general purpose microprocessor machine language instru-
tions. The time required by the microprocessor to perform this complete 
series of programming steps may or may not be longer than the time allowed 
by the requirements of the system being implemented. 
Much work has already been done and continues to be accomplished in 
advancing digital signal processing technology. While the adaptive 
digital filter system described in this dissertation is a unique approach, 
its contribution to digital signal processing technology is negligible. 
The purpose of this dissertation is to examine the application of a 
general purpose microprocessor to a digital signal processing problem, 
analyze the performance cf the microprocessor in this application, and 
determine whether a microprocessor is actually appropriate for this type 
of application. 
BACKGROUND AND LITERATURE REVIEW 
Digital Filtering 
A digital filter is one which transforms an input sequence of numbers 
into an output sequence of numbers according to a prescribed algorithm. 
The algorithm is, then, the heart of the digital filter and there are a 
great number of approaches which may be taken to arrive at an appropriate 
algorithm. Some of the basic approaches and some resulting realizations 
will now be discussed. 
One approach is to initially design a continuous analog filter accord­
ing to a given specification. Once the analog filter is designed, it is 
converted or transformed into digital form usually by performing an s-
domain to z-domain transformation on the analog filter transfer function. 
The digital filter is then implemented with a combination of delayed 
inputs and outputs, and feed-forward and feedback coefficients. In 
^ CLiC CI J- % Q A. O L10 iA- J. w ^  'W ^  
—1 —2 —£ 
+ a z + a„ z + ... + a. z 
^ 
1+ b^ z "'" + ^ 2 z 4- ... +b^ z 
which would correspond to the recursive relationship 
= SQ "n-l + ••• + a Vl " Vl + °2 V2 + \ Vk 
where a. denotes a feed-forward factor; 
b, denotes a feedback factor; 
K. 
denotes an input value; and 
y„ denotes an output value. 
4 
The z-domain transfer function can be manipulated in many ways to 
obtain different digital filter configurations. For example, a direct 
nonrecursive (no feedback elements) filter with an input-output relation­
ship 
2 
y = E ax 
B=0 
is represented in Figure 1. Such a filter is called a finite impulse 
response (FIR) filter, that is, a filter with an impulse response, h(nT), 
that is zero outside a finite range, n< 0 and n > N-1 where N is the 
number of delayed inputs (2). 
A filter which incorporates feedback in its implementation is shown 
in Figure 2. This filter is a direct recursive realization and has an 
input - output relationship of 
£ k 
y = Z a x  -  Z  b  y  
n ^ m n-m ^ m n-m 
m=0 m=l 
Because of the feedback elements, the response of such a filter is gen­
erally no longer finite. Such a filter is termed an infinite impulse 
response (IIR) filter or a filter which has an impulse response, h(nT), 
of infinite duration (2). 
The direct canonic form of recursive filter is shown in Figure 3. 
Other canonic forms, such as the parallel canonic in Figure 4, and 
the cascade canonic in Figure 5, are possible combinations of these forms. 
Another general design approach to digital filtering is to directly 
approximate the desired filter frequency response characteristics. 
r i g u r o  I .  D i r e c t :  r o n r e c u r s i v o  f i l t e r  
k-1 
Kjj;tire 2 .  l)ir(îcL recursive digit ni filter 
-b 
Figure '5. Direct en non ic recursive digits L fi 1 ter 
8 
a  
•Ç> 
Igure 4. raraiiei canonic recursive aigical riiter 
gurc! 3. C.'isc.îdt! cnnonic racuisive digit. ' il  fil(;er 
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One method used in this general approach is to expand the desired 
frequency response characteristic, HCeî'^), into a Fourier series 
k=- œ 
where 
T = the sampling interval, and 
a. = the Fourier coefficient, 
k 
; CO T 
Since z = e , then the frequency response characteristic may be 
represented as 
-k 
H(z) = Z a, z . 
k=- 00 
To obtain a realizable filter, the Fourier series representation is 
truncated to 
H (z) = Z a z 
k-K 
and the truncated expression is shifted to obtain the expression 
H(z) = z (z) 
= Z a,/"-*' 
k=-K 
2K 
• 
The filter is then implemented as an FIR digital filter. 
Another method of designing a digital filter from a frequency 
domain point cf vie*.-: is tc apply the time sampling equacion 
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f(l:) = Z f(nT) 
ÏÏ 
sin r T (t-rip ] 
n=- 00 •^(t-nT) 
to the desired frequency response characteristic, H(e ), such that 
. E sin 
n=- CO 
Recalling, again, that z = , it is again possible to realize an FIR 
digital filter implementation. 
Finally, if the desired filter response is known and is converted 
to a sampled time interval representation, h(nT), then a sampled data 
output, y(nT), can be realized by convoluting the sampled input with the 
sampled time interval filter response representation. 
The convolution is more easily performed when the input and the 
filter transfer function are represented in the frequency domain. Since 
the input representation, x(ni;, and the fiicer response, h(nï), are 
sequences of finite lengths, a discrete Fourier transform (DFT), an 
alternative Fourier transform representation, may be performed on these 
sequences. The convolution of x(nT) and h(nT) is carried out by taking 
the DFT of x(nT) and h(nT) , multiplying X(f) and H(f) , and then taking 
the inverse DFT of that product which yields the sampled filter response 
y(nT) . 
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The discrete Fourier transform is defined as 
X(mf) = ^  Z x(nT) W 
n=0 
where 
W = 
1 
f = — = the discrete interval between frequency components; 
NT 
T = ~ = sampling interval; 
T^ = duration of data. 
The DFT is usually performed on sampled data using a fast Fourier 
transform (FFT) technique. The FFT, however, will not be discussed 
here. 
Widrow (16) provides an excellent description of adaptive digital 
fil teririg^ Tn his introduction he refers to an adaptive filter as a 
self-designing or seIf-optimizing filter which bases its "design" on 
estimated statistical characteristics of the input and output signals 
of the filter. An adaptive filter may be implemented by using a re­
cursive algorithm that automatically updates or modifies the filter 
system each time a new data sample is presented to the filter input. 
It is noted, however, that because the input and output signal statistical 
characteristics are estimated, errors will be present in the adaptive 
process and the filter will be less than optimal. 
Adaptive Digital Filtering 
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The basic filter described by Widrow, shown in Figure 6, is a non-
recursive, finite impulse response (FIR), tapped delay line digital 
filter with variable gains or weights. Since these gains or weights 
determine the impulse response of the filter, the adaptation algorithm 
will seek to optimize the filter impulse response by adjusting these 
weights or gains. 
Two separate processes take place in the adaptive filter algorithm. 
During the adaptation process, the filter weights are adjusted. To do 
this, a desired response signal must be provided to the adaptive filter 
in addition to the usual filter input. The filter output is then compared 
to the desired response and an error or difference signal is calculated. 
This error signal is used to modify the weights of the filter. Widrow 
showed that if the filter input and output signals are statistically 
stationary, the error signal has a mean-square value which is a quad­
ratic function of the filter weights. 
The second adaptive filter process is the operating process where 
the filter output signal is formed by summing appropriately weighted 
delay line inputs. The weights used in this process are those developed 
in the adaptation process. 
If the input signals are expressed in vector form, 
(j) = j) ,X2(j) ,x^(j) , x^(j)", 
and the adaptive filter system weights are also presented in vector form, 
I.MS Algorithm 
(n) Block Diagram 
H. 
ADAPïlVK FII.Tf'k 
(b) Symbolic Keprosent:at:ion 
î'Lgme h . I,MS adapt i vc filter 
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then the filter output may be expressed 
y(j) = z w. (j)x, (j) = wT(j) x(j) = X "(j) w(j). 
&=i 
The error value is found by subtracting the desired output, d(j), from 
the filter output 
e(j) = d(j) - y(j) = d(j) - w\j) X(j). 
The mean-square error value 
_ vT/ 
E!"e^(j)l = d^(j) - 2ô(x,d) W(j) + W '^j)ô(x,x) W(j) 
where 
and 
f(x,x) = E 
x^(j) d(j) 
ô(x,d) = E x^(j) d(j) 
x^(j) d(j) 
I I 
1 1 1  1  z .  
x?(j) Xifj) x^ Cj) 
1 
... X (j) X (j) 
n n 
The tasV nnu is tn minimize the mean-sauare error value by 
selecting the appropriate weights. 
To accomplish this minimization task, Widrow applies the method of 
steepest descent. This method involves taking an initial guess of the 
weight vector, taking the gradient of the mean-square error with respect 
16 
to the weight vector, changing the weight vector in the opposite direction 
of the gradient, and finally picking a new weight vector guess. This 
procedure can be shown as 
W(j+1) = W(j) + kgVTe^Cj)] 
where k is a damping or convergence coefficient. 
s 
The disadvantage of using the method of steepest descent is that 
evaluation of ô(x,d) and 5(x,x) must be made for each calculation. The 
number of operations necessary for calculating 5 (x,d) and 5(x,x) make this 
particular approach generally impractical when high input rates are to 
be implemented, 
Widrow continues by describing an algorithm that he and M. E. Hoff, 
Jr. developed. This algorithm is based on the method of steepest descent 
and is called the least mean square or LMS algorithm. This algorithm 
does not require correlation function measurement, matrix inversion, 
squaring, averaging; or oifferentiation. The algorithm uses the basic 
steepest descent expression 
w(j-ri) = w(j) -r k^7[e^(j)], 
but calculates an estimate of the gradient of the mean-square error. In 
this case the estimated gradient is a single time sample of the squared 
error 
=  ? t e 2 ( j ) ]  =  2 e ( j ) 7 [ e ( j ) ;  
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where 
v r e ( j )  = V [ d ( j )  -  =  _  X ( j ) .  
The weight iteration equation now becomes 
W(j+1) = W(j) - 2k^e(j) X(j). 
Widrow, et al. (17) presented an extensive discussion of adaptive 
noise cancellation using adaptive filtering. The basic technique involves 
subtracting an adaptive filtered reference noise source from a signal 
corrupted with noise. Further discussion is given to more specific 
applications of adaptive noise cancellation techniques. The applica­
tions cover cancelling noise and undesired signals in electrocardiog­
raphy cancelling noise in speech signals, and cancelling antenna side-
lobe interference. 
Widrow, et al. (19) later discussed the performance characteristics 
of the LMS adaptive filter, in this discussion a plot of the mean-square 
error versus the number of filter iterations, called the "learning 
curve", was shown. Also, gradient and weight vector noise and the 
resulting adaptive filter disadjustment due gradient noise were discussed. 
The filter misadjustment was defined as 
A average excess mean-square erroi M = ^ 
mxuxmulu mca Li-i. c ciLui 
[his misadjustment can also be shown to be 
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where n = the number of filter weights, and 
T = the time constant of the learning curve. 
Additional attention is given to the response of the LMS adaptive 
filter to nonstationary inputs. 
Feintuch (4) has presented what he refers to as a recursive least 
mean square adaptive digital filter. This representation is shown in 
Figure 7. Using the recursive filter input-output relationship 
N 
B 
y(n) = E a x(n-k) + E b y(n-k) 
k=0 k=l 
where 
a^ represents a feed-forward coefficient; 
b^ represents a feedback coefficient; 
Np is the number of feed-forward coefficients; and 
Ng is the number of feedback coefficients. 
This relationship is also expressed in vector notation as 
—T*— — 
J  \ \ ' - \ --X 
where 
N, 
F 
X(n) = [x(n) , x(n-l) • • • 5 x(n-N^)]; 
and 
Y(n) - [y(n-1), 
d (lO 
Adapt: Lve 
Fil t:.îr 
Adap tlve 
V Filter 
Ki;,„rc /. Recursive I M S  a d n p t i v c  a l t ^ o r i c h m  
y (n) 
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Feintuch has treated the recursive filter as two transversa 1 filters 
and his application of the LMS algorithm to each filter is identical to 
its application to a single non-recursive filter. The results of this 
application are as follows: 
A (n+l) = A(n) - 2k^e(n)X(n) 
and 
B(nfl) = B(n) - 2k^e(n)Y(n) 
where k^ and k^ are the convergence coefficients for the two non-
recursive filters. 
Johnson et al. (10) have challenged that the adaptive recursive 
filter presented by Feintuch does not, in general, minimize the mean-
square error. Johnson et al. (10) show the analysis of a single pole 
adaptive recursive filter modeling a two pole filter using Feintuch's 
algorithm. The analysis by Johnson et al. (10) concludes that the 
Feintuch algoricran does noc necessarily converge lo a zeru giacIieuL poiuL 
and in a second example involving the adaptive modeling of a two pole 
"V ^ ^ f ^ X* ^  Q n f* ^ T*» J ^ ^ >" /"s 
i. O U i. O-1. V C 4. u. C j. C.iiC& U. UliO 1. JL. Uliill dv. L. IIC lllCiClkl O «-k Ca 1. v;. 
error away from the minimum. 
Widrow et al. (18) also refute Feintuch's claim that the recursive 
filter minimizes the mean-square error in general. They do concede, 
however, that in some cases Feintuch's filter does minimize the m.ean-
square error, but in other cases the algorithm will converge to non-
minimum mean-square error values. 
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Feintuch, in responding to these challenges, maintains that his 
algorithm does indeed represent an LMS adaptive recursive digital filter 
and. while many portions of this filter's operation are as yet unclear, 
the results of several simulation examples presented show that an 
adaptive recursive filter is technically feasible. 
Parikh et al. (13) present an adaptive recursive filter 
algorithm which updates the filter coefficients by implementing Steam's 
algorithm. The representation of this filter is similar to that shown 
in Figure 7. Consider an adaptive filter transfer function 
, , X a(0,k) + a(l,k) z ^  + ... + a(M,k) z ^  
a 1 ~ 1 0 K 
l-b(l,k) z"^ - b(2,k) z"^ - ... - b(N,k) z 
where k is the time index and a(i,k) and b(j,k) denote the filter 
coefficients. The corresponding input-output relationship is then 
expressed in vector form as 
K (kl = Of. S, 
K K. 
where g(k) is the output at time k. 
is the transpose of the weight vector, and 
pF - rx(k) x(k-l) ... x(k-M) g(k-l) g(k-2) . s(k-N)]; 
is the transpose of the input vector. 
Taking the gradient of g(k) with respect to the weight vecto: 
yields 
- ^ _ 
= C _L V V> ^r\ rr V o \ •-'v ' V C» \ ^  r 
^ p=l 
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where V g(k-p) denotes the gradient of g(k-p) with respect to a- This 
a 
expression can be rewritten to show the recursive computation of the 
gradient 
N 
Âk = 5k. + tiCp.k) 
P=1 
where is the recursive realization of V g(k-p). The recursive up-
k a 
dating of the filter coefficients now becomes 
a(i,k) = a(i,k-l) + u e(k)X^(i), i = 0, 1, M 
and 
b(j.k) = b(j;k-l^ + V e(k')X^(i) ? j = 1? 2, .... N 
where u and v are convergence parameters, 
e(k) = y(k) - p 
k-1 
= error at time k, 
and y(k) = corresponding desired output. 
These expressions can be further reduced by approximating x so 
that 
a(i-k) = a(i,k-l) 4- u e (k) x(k-i) , i = 0, 1. .... M 
and 
b(j,k) = b(j,k-l) -f v e(k) g(k-j), j = 1, 2, ..., N 
which Parikh and Ahmpd point Out is really Feintuch's ^Igorith™, 
Using the example that Johnson et al. used in challenging 
Feintuch's algorithm, Parikh and Ahmed show that the Steam's algorithm 
implementation of the adaptive recursive filter problem does converge 
to either a global or a local minimal of the mean-squared error. Johnson 
23 
and Larimore, in responding to Parikh and Ahmed, point out that the 
improved performance of this algorithm is obtained, however, at the 
expense of additional complexity of the adaptive algorithm. 
Microprocessors in Digital Filtering 
Jenkins (9) has presented several ideas on microprocessor-based 
adaptive digital filter architectures. Such a basic structure is shown 
in Figure 8. The systems proposed incorporate residue number systems 
and multiple/parallel processor architectures. A separate processor 
is used for each prime modulus in the residue number system. However, 
the sizes of the different moduli are constrained by the accumulator 
size of the microprocessor used. Each processor then performs a 
separate LMS adaptive digital filtering function described earlier, but 
in its own prime modulus number system. A scalar processor is used to 
scale the output of each parallel processor and combine these outputs 
iLntlC C. C """2 ' lie f T f- j_ c t-'hat" fViO O t" 1" M A f 1 1 TPT î 
still a constraint for the residue number system implemented adaptive 
digital filter.") 
Since all of the digits of the residue number system (that is, the 
outputs of each parallel processor) are of equal significance, a failure 
of a single parallel processor will not affect the other parallel 
processors' operation. Therefore, the scalar processor could check 
for parallel processor errors. If one is detected, the faulty processor's 
Filter Processor Mod 
Adaptive Processor 1 
Ana lop, 
input 
A-1) 
—II 
• • • 
Filter Processor Mod P 
Adaptive Processor 2 
Scaler 
and 
D-A 
Error 
Detector 
Analog 
output 
M 
Filter Procc.nsor P 
Adaptive Processor L 
Figure 8. Fault tolerant residue numbiîr system multiprocessor ],MS adapt ive digital filteT 
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lost parallel output, and the filter can continue to operate, but 
with diminished performance. 
Further increases in filter performance are possible by incorporating 
a separate processor for each modulus processor. This additional proces­
sor would perform the adaptive functions while the original modulus 
processor would perform only the filter function for its assigned modulus. 
Soderstrand (14) proposed a three radix multiple microprocessor 
residue number system digital filter using the COSMAS CDP1802 micro­
processor. While this system is similar to the concept proposed by 
Jenkins, the moduli processors do not perform filter functions themselves, 
but rather direct the data to special purpose hardware compenents which 
perform the filter functions. 
Soderstrand claims that data rates of 10,000 - 20,000 samples per 
second are possible for non-recursive low order digital filters using 
this system. However., as might be expected, the data rate is sub-
c? i_a ILL. xo X X y wiictt v-'i. avaaj-zuxvc a x i. x u luuo 
are implemented. 
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FILTER SPECIFICATION 
Specification Derivation 
The original goal of this project was to develop a filter which 
might be used to aid in the determination of heart rate information for 
a wide variety of animals. While the filtering of heart rate information 
will not be demonstrated here, the filter specification developed reflects 
many of the basic requirements necessitated by the original goal. Some 
of the requirements for a filter of this nature were not known and, as 
a result, certain points in the specification were either selected 
arbitrarily or simply left unspecified. 
To adequately sample a human electrocardiograph signal, Wartak (15) 
recommends a sampling rate of 200-250 samples per second. For detection 
of the human QRS heart wave using digital differentiation, Holsinger (5) 
et al., recommend a sampling rate of 250 samples per second. The human 
heart rate can generally range from 0 to as high as i80 Beats per 
minute. Generally, small animals have higher heart rates than humans. 
A possible heart rate range for small animals might be between 0 and 
300 beats per minute which corresponds to a frequency range of 0 to 5 Hz. 
wartak (15) claims that the significant heart signal components are 
distributed between the fundamental frequency and the fortieth harmonic. 
Generally, the third harmonic of the heart signal has more amplitude 
than the other components and it is this third harmonic component which 
can be detected for determining the heart rate. 
27 
A major source of contamination of the heart signal is muscle noise 
generated by the animal being monitored. Muscle noise is generated by 
animal muscle operation (other than the heart muscle) during periods of 
physical activity and it can have a magnitude greater than that of the 
heart signal. It is therefore necessary to bandpass filter the heart 
rate signal to attenuate this resultant muscle noise. Since, as stated 
before, the heart rate for the same animal can vary, it is desirable to 
have the bandpass filter track the heart signal frequency. Adaptive 
digital filtering techniques were studied and found to be possible 
approaches to bandpass filter center frequency tracking. 
With these requirements in mind and after including a margin of 
safety, the following specification statement was the result. 
Specification Statement 
The filter shall be a fourth order bandpass digital filter which will 
be irfiDlcmented in real time utilizing microprocessor control. The digital 
filter shall have a fixed bandwidth while the center frequency will be 
allowed to vary according to the frequency of the signal being filtered. 
The frequency band of interest or baseband shall be from 0 to 180 Hz 
which will require a Nyquist rate sampling frequency of at least 360 Hz. 
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SYSTEM DESIGN 
The filter development phase involved deriving the total algorithm 
from the specification and then defining the hardware and software systems 
to implement the total filter algorithm. The overall development of the 
filter was accomplished in the following manner. 
1. The fourth order digital bandpass filter algorithm was developed 
and verified; 
2. Those fourth order digital bandpass filter parameters which are 
center frequency dependent were noted; 
3. An adaptive algorithm was developed which exploits the center 
frequency dependent digital filter parameters; 
4. The hardware and software functions of the adaptive filter 
system were determined; and 
5. The filter system was implemented in hardware and software. 
The following is a detailed discussion of these steps. 
Basic Filter Design 
The basic nonadaptive fourth order filter was chosen to be a 
Butterworth bandpass filter. While the Butterworth filter is characterized 
by a maximally flat passband. the choise of this type of filter was 
strictly arbitrary. A Chebyshev or elliptic type of filter could also 
have been selected and the procedure for the conversion to a digital 
implementation would have been the same. 
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The approach to developing a digital version of this filter was: 
1. Start with the s-domain expression for a second order Butter-
worth lowpass filter; 
2. Develop and use a substitution factor to transform the s-domain 
lowpass filter expression directly into an expression for a 
fourth order z-domain Butterworth bandpass filter; and 
3. From the fourth order z-domain bandpass filter expression, 
derive the digital filter diagram. 
The normalized s-domain transfer function for a second order lowpass 
Butterworth filter. 
was derived from the generalized transfer function given by Antoniou (1). 
A substitution factor to convert the s-domain lowpass filter 
expression to a z-domain bandpass filter expression was then developed. 
This factor is based on the substitution factor given by Childers and 
Burling (2) which is used to convert an s-domain lowpass filter to an 
s-domain bandpass filter 
H(s) 
1 
LP (w - s 
where 
s 
T P 
lowpass s operator; 
Sgp = Danapass s operator; 
Up = bandpass upper cutof frequency ; 
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= bandpass lower cutoff frequency; and 
cOç, ~ /tô^ôâî - bandpass filter center frequency. 
The bilinear transformation was selected co convert the expression 
from the s-domain to the z-domain because of its freedom from aliasing 
or the extension of the amplitude response beyond the limits of the 
baseband. The bilinear transformation is performed by substituting 
2 z - 1 
^ - T z + 1 
where T is the sampling interval, into the s-domain continuous transfer 
function expression. However, when the bilinear transformation is used 
it causes a warping or shifting of the frequency between the analog 
and digital transfer functions. The relationship between the desired 
and warped frequencies is 
OJ T 
2 tan-l — 
T 2 
wnsTs 
Wg = warped frequency; 
Wg = desired frequency; and 
T = sampling interval. 
Therefore, by prewarping the frequency of the s-domain lowpass to bandpas 
substitution factor, that is, substituting this expression into the s-
domain lowpass to bandpass substitution factor, and, finally, substitutin 
the bilinear transformation expression, the lowpass continuous filter to 
bandpass digital filter substitution factor expression becomes 
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w T 
+ tan —— tan —r-
, ¥ . ¥ 
1777 /^ 
(J T CO T _ ^ T _ %T T 
(1+tan -"Y" tan ~^) " 2z (1-tan —^ tan —+ z (1+tan—^ tan—:^) 
CO Y w Y 
(1 - z (tan —|- - tan 
_X '^2'^ 
2z (1-tan —:r- tan —:r-) -2 
" - z z z 
(1 - z"2) 
0) OJ 
tan(-^ )^T  ^. ,a. tan.VV. 
k 2 ^ ^  
0)2^ .(^ 1 
cot (-^)T cos(-^)T , 
y  [ 1 - 2  =  z  + 2 " ^ ]  
cos(^ )I 
To further simplify this expression, let 
CÙ n UJ 1 
, 4.- Xv _ 
K. = coc (, —; I 
cos(-^ )^T 
Q, = 
cos (—2—) ^ 
that the tinai substitution expression becomes 
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which is the expression shown by Constantinides (3) for converting a 
lowpass continuous filter having a cut-off frequency of 1 radian per 
second to bandpass digital filter. 
Next, to convert the s-domain lowpass filter expression to a 
z-domain bandpass expression, substitute the expression 
10 " 1 - 2 
1 - 2  
into the continuous s-domain lowpass filter expression 
1 
H(s) = 
s + y? s + 1 
Hence, 
1 - z-2 1 - zT" 
2z-2 2^4 
k^+/"2k+l k\/2k4-l k^4-„^2k+l 
2c^ k(-2k4-/2) -1 2(2aV+k^^l) -2 , 2G-k(-2k + /'2) -3 
1 —  ^  2 + ^  Z  - r  ^  Z  
1.— . roi. , 1 1,— , 1 1,— 1 \ 
k~ - r2k+l -4 
7 Z 
k^ + /2k+l 
Using this expression for H(z), a diagram of this bandpass filter 
can be realized in a direct canonic form as shown in Figure 9. 
It must be mentioned that a complex input signal will be contamin­
ated by high frequency components from above the highest frequency 
of interest; or upper baseband frequency. These high frequency cozTiponent; 
will cause aliasing if they are allowed in the digital filter. For this 
FACTOR? 
!• ACTOR 1 
F A C T O R 3  
<H ^ FAC 
F i g u r e  9. F o u r t h  o r d e r  i K i n d p a s s  r e c u r s i v e  d i g i t a l  f i l t e r  
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reason a simple single pole lowpass filter with a cutoff frequency at 
the highest frequency of interest is usually placed prior to the input 
In like manner, a similar lowpass filter is usually placed in the 
output of the digital filter. This lowpass filter removes the high 
frequency components of the discrete nonlinear filter output waveform. 
These lowpass filters are not included in this filter system 
implementation shown in Figure 9 since this system is being tested with 
only a sine wave input signal. However, if complex input signals were 
to be included, these lowpass filters would need to be a part of the 
overall filter system. 
The expressions for the weighting factors or coefficients are 
obtained directly from the bandpass filter transfer function expressed 
in the z-domain; i.e. 
FACTOR! 
2G,k (2k -r 
9 
k~ 4- /2k 1 
FACT0R2 
-2(2ak- + k" - 1) 
k~ - n-u 
FACT0R4 
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FACTORS = -% 
k + /2k + 1 
FACTORS = -—j 
k + /2k + 1 
FACTOR? = —2 
k + /2k + 1 
Using the above expressions for the weight factors, three simulation 
programs were developed and written in PL/1 to verify this nonadaptive 
filter algorithm. The listings of these programs are presented in 
Appendix 1. 
The first program, called SCAN, accepts the filter bandwidth and 
the filter sampling rate and calculates the seven weight factors or 
parameters of this filter for center frequencies 2 Hz apart within the 
frequency band of interest or baseband for a fixed filter bandwidth. 
(The program could be modified to display these parameters for other 
center frequency separations.) These filter parameter values are pre­
sented in both decimal and hexadecimal forms. 
The second program, called FILTER, calculates the filter output 
•p/*w TT-»rMi+- i vi TO U oTr»^ :iT-> f- c V* i rrTt tt* a Vvoort — 
band. This program was used to verify that the filter algorithm would 
be realizable. 
The third program, called RESPONS, calculates the amplitude fre­
quency response of the filter with a fixed center frequency and filter 
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bandwidth. The input parameters for this program are the filter upper 
and lower cutoff frequencies and the upper baseband frequency. This 
program is used to verify that the response of this digital filter is 
indeed the response of a bandpass filter. The data generated by this 
program are used for comparison with the filter response data obtained 
from the actual digital filter system. 
When the filter weight factor expressions were examined, it became 
obvious that only those weight factors which contain the component 5/ 
are center frequency dependent. The component k = cot(—-—)T is 
dependent on the filter bandwidth which, recall, for this application is 
fixed or constant. Therefore, only FACTORl, FACT0R2, and FACTORS will 
be modified by the adaptive filter algorithm. 
Having determined the center frequency dependent filter weight 
factors, the next step was to develop the adaptive filter algorithm. A 
diagram of the adaptive filter system is shown in Figure 10. 
Adaptive Algorithm 
The adaptive algorithm is basically a binary tree search of the 
frequency band of interest or baseband to find the bandpass digital 
filter configuration which matches or comes closest to matching its 
center frequency with the filter input signal frequency. 
Assume that there is an input signal applied to the filter input 
whose frequency is somewhere within the baseband. Initially, the digital 
filter is configured with its center frequency at the center of the 
A-D 
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baseband, in this case 90 Hz. This frequency is termed the initial 
node frequency. If the output of the filter at the initial node fre­
quency does not exceed or equal a predetermined threshold value, which 
indicates that the filter input signal frequency was not 90 Hz, the 
filter is reconfigured to have a center frequency, first at a frequency 
midway between the center and upper limit of the baseband, and second, 
at a frequency midway between the lower limit and center of the base­
band. These frequencies are referred to as the right subnode frequency 
and the left subnode frequency, respectively. The peak outputs of the 
filter configurations centered on these subnode frequencies are then 
compared and the subnode frequency of the filter configuration with the 
greater peak output value is now considered to be the node frequency 
and the performances of the filter configured at the subnode frequencies 
of this new node frequency are considered. 
This process repeats until the peak output value of the filter 
configured at a node or subnode frequency equals or exceeds the pre­
determined threshold or a node frequency is found which does not have 
any subnode frequencies which indicates that the bottom of the tree has 
been reached. Generally, the distance or bandwidth between subnode 
frequencies in succeeding sets or formal pairs is one half that of the 
pair immediately preceding it. Thus, assuming correct detections of 
the filter peak output values, each succeeding iteration of this adaptive 
algorithm should move the filter center frequency closer to the input 
signal frequency. 
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Hardware Development 
The Intel 8080A was selected as the microprocessor to perform the 
digital filtering function. The 8û8ûÀ is a parallel 8 data bic processor 
capable of accessing 65,536 bytes of memory as well as 256 discrete 
inputs and 256 discrete outputs. The 8080A includes a 16 bit stack 
pointer register, a 16 bit program counter, six 8 bit general purpose 
registers arranged into three register pairs, as well as an 8 bit 
accumulator register. The 8080A instruction set has a repertoire of 111 
discrete instructions which are capable of memory and register manipula­
tion, accumulator and stack operations, conditional and unconditional 
jump commands and subroutine calls. The 8080A can also handle vectored 
interrupts. The 8080A can be driven by a clock frequency of up to 2 MHz 
which allows for a machine cycle of 0.5 microseconds in duration (8). 
While the Intel 8080A is a very capable microprocessor, it is not 
the best suited for this type of application. However, the 8080A was 
selected tor this task because of tne immediate availability of che 
Intel Intellec 800 Microcomputer Development System (MDS). The MDS is 
a powerful microprocessor system development tool on which to develop 
the system software and incorporate and test the software. 
A block diagram of the MDS is shown in Figure 11. The MDS is itself 
an 8080A based microcomputer system. The version of the MDS available 
for this project is driven by a 2 MHz clock and has 64K bytes (65,536 
bytes, to be exact) of random access memory (RAM) available as well as 
dual diskette storage. 
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All of the MDS modules shown in Figure 11 are interconnected by 
the Intel MULTIBUS, The MULTIBUS contains 20 address lines, 16 bi­
directional data lines, interrupt control lines as well as bus control 
lines, timing lines, and power lines (7). 
The overall MDS is controlled by the Intel Systems Implementation 
Supervisor (ISIS-II) diskette based operating system which resides on 
uibkeLLe. The ISIS-II operating system controls access to a text 
editor, a resident 8080 assembler, a "linker" routine for linking 
assembled program modules together, a "locate" routine to locate 
assembled modules almost anywhere in the MDS memory, an in-circuit 
emulator (ICE-80) for testing software and incorporating the software 
with the hardware, and a read-only memory (ROM) based monitor program 
for use in running assembled programs. ISIS-II also makes the diskette 
an input-output device and provides for diskette file generation and 
management (6). 
Tr wp.c so decTcieci to utilize tne Analog Devices RTT-1200 A/D -
D/A real time interface system since it was also readily available. A 
block diagram of the RTI-1200 is shown in Figure 12. The RTI-1200 system 
has 16 differential analog input channels and 2 differential analog 
output channels. The RTI-1200 converts each analog input into 12 bit 
binary form. Thus, 4096 quantization levels are possible which result 
in a 0.024% accuracy and a potential 72 db signal to noise ratio. Control 
signals and the 12 bit data information pass between the RTI-1200 and 
its controlling microcomputer, the 8080A in this case, via the Intel 
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MULTIBUS. The RTI-1200 also includes a "PACER" clock system which can 
be used to interrupt the controlling microcomputer. One portion of the 
"PACER" system is a settable R-C clock. 
Hardware Multiplication 
One obvious conclusion from studying the nonadaptive digital 
filter algorithm diagram in Figure 9 is that seven multiplications 
are required to perform a single iteration of this filter algorithm. 
Therefore, the next logical task would be to develop a fast, efficient 
multiplication software routine in 8080A machine language. Since the 
digital input values from the RTI-1200 are 12 bits long and the 8080A 
accumulator is 8 bits long, the multiplication routine should be cap­
able of multiplying a 12 bit multiplicand times an 8 bit multiplier. 
Nine different multiplication routines were developed. These 
multiplication routines were variations of the shift-and-add. Booth, and 
table-look-up algorithms. All nine routines were comparec using twelve 
different test cases. The results of this comparison shewed that the 
fastest multiplication routine could, in most cases, complete seven 
multiplications within the specified filter sample interval. However, 
there was practically no time left to perform other operations, such as 
16 bit additions and A-D and D-A converter control, which are necessary 
to the basic filter function in the remaining time of that interval. 
The ether routines performed at even slower rates. It was obvious that 
these software multiplication routines were unacceptable when the 
adaptive routine was incorporated. 
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Several solutions to this problem were examined. It was decided to 
incorporate a hardware multiplication feature to the overall filter 
SySucin TauiiciT uiiaTl sacCZ'co.Sc L.&ic clû. T'cIucTI c 3 C X. uiic Sp cC î_ J. L Ctt c j-Oti • lO 
this end a hardware multiplication board based on the TRW TDCIOIOJ 
16 bit X 16 bit multiplier-accumulator was designed, constructed, and 
tested. A detailed description of this hardware multiplier is given in 
Appendix 2. 
While this hardware multiplier function is not a particularly 
efficient application of the TDCIOIOJ multiplier-accumulator, its use 
does solve the multiplication speed problem and also offers the following 
advantages: 
1. Since the TDCIOIOJ multiplies two 16 bit numbers, the filter 
weight factor values can be increased to 16 bits in length; 
2. The TDCIOIOJ can add or subtract newly formed products in its 
own internal accumulator. Filter feedback and feed-forward 
vaxLics ^cxLi uii.uo L/C uuj.^rv.j.v cLiiLi c: d o j_ X _y v., a. x cx u c \a uitc 
hardware multiplier: and 
3. All TDCIOIOJ calculations can be done in two's complement 
notation. 
The hardware multiplier board is also controlled by the filter 
system program. The data buffers and the multiplication overhead 
operations are directed by memory mapped operations from the 8080A 
microprocessor. These buffers and functions were memory mapped rather 
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accessed through input and output ports because, in this configuration, 
data values can be stored and fetched from the multiplier board using 
8080A 16 bit data instructions rather than being restricted to 8 bit 
input/output port operations. 
Also mounted on the multiplier board is a manual toggle switch 
which sets a software switch to signal the performance of the 
adaptive portion of the filter system program. This switch is not an 
integral portion of the total filter system, but has been incorporated 
to disable the adaptive portion of the filter system to allow for 
analysis of the modified filter weight factors. 
The hardware multiplier board, like the RTI-1200, is also compatible 
with the Intel MULTIBUS which makes both boards plug-in compatible with 
the MDS. This greatly simplifies system development and testing. 
Software Development 
O ^  ^XX  ^ 1 t \ J A 1 T f y 4—  ^^ V ^  n 1 ^  V V n  ^ /*s T) ' 1 ' T" _ T O 
ki U.  ^ IN. w .1. L. I *  ^ V/  ^
it was decided to use the settable R-C timer to interrupt the 8080A 
at the specification sampling rate of 360 Hz, When the microcomputer is 
interrupted, it will perform one complete iteration of the filter 
program. However, since the filter is to operate in real time, the 
complete filter program must be completed within a single sampling 
interval which is 
1 
t T = •• - 2.78 riisec. 
Drogram _ 360 Hz 
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Since, at this point, the filter algorithm had not been developed, 
the following criteria were established concerning the software 
1. Program in a serial fashion as much as possible. Conditional 
and unconditional branch or jump commands and subroutines 
calls, especially in looping operations, take unnecessary 
program time and should be avoided where possible. 
2. Program in 8080A assembly language rather than in a high level 
language such as PL/M, PASCAL, or BASIC. Higher level languages, 
while easing the programming burden, include many "overhead" 
assembly language steps which do not necessarily enhance the 
program performance and can greatly decrease the program speed. 
Assembly language programming has the potential for efficient 
program code with a resulting faster filter program speed. 
3. Overlap filter operations where possible. The only immediate 
on the RTI-1200 from the filter program and perform other 
filter program functions during the 25 microseconds required 
to perform the conversion. 
These criteria showed no concern for the amount of memory available 
in the microcomputer system. However, it was not felt that available 
memory space would be a problem when developing the filter program on 
the KDS because of the large amount of memory available on this particular 
system. 
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SYSTEM IMPLEMENTATION 
Number Representation 
It was decided to use fixed point arithmetic in the filter system 
due to the ease of handling these types of numbers. Although a larger 
input dynamic range is possible with floating point arithmetic, the fact 
that the RTI-1200 provides and accepts fixed point data values as does 
the hardware multiplier, made the selection of fixed point arithmetic 
that much more obvious. 
Since the hardware multiplier board will accept 16 bit input 
operands, it was decided to make the filter parameters or coefficients 
16 bits long also. 
Examination of the results of the PL/1 simulation program SCAN showed 
that the nonfraction portion of the digital filter parameters did not 
exceed a value of 5^ and all of these parameters contained a fractional 
porcion. Therelure, <a ulaaLy point would be assumed bctvccr. the eight!?, 
and ninth bit positions of the 16 bit filter parameter and the most 
significant bit would be the sign bit. This convention is illustrated 
in Figure 13a. 
The manufacturers of the RTI-1200 had already set the fixed point 
representation format for both the input and output. As illustrated 
in Figure 13b, the lower order 12 bits represent the fixed point number 
magnitude while the high order 4 bits are sign bits. 
M :3 12 11 IC 9 8 7 6 5 4 3 2 1 
..J 1 
a. Filter Parameter 
16 15 14 : 3 1: 11 10 9 8 7 6 5 4 3 2 1 
< 1 1 
b. RTI - 1200 
M 31 3C 29 28 27 2 6  25 24 23 22 2 1 2f 19 18 17 16 15 14 13 1 2 1 1  10 
Product Double Word 
12 1110 
c, 'r;:uncated Product Word 
igur(' 13. Filter r.umber representst: ion conventions 
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Since the product of two 16 bit operands is 32 bits long, some means 
of extracting 16 bits of the product bits and still maintaining the 
integrity of the product value was needed. Since the RTI-1200 input 
data form is 12 bits long and the largest possible filter parameter value 
would be 11 bits long, the useful product length would be 23 bits plus 
a sign bit long. If the fractional portion of the filter parameters or 
coefficients was truncated from the least significant portion of the 
product, only 16 bits of the useful product would remain. Therefore, a 
16 bit product value would be the middle 16 bits of the 32 bit product 
possible from the hardware multiplier. This is illustrated in Figure 
13c. 
Data Overflow 
If the hardware multiplier function was used to sum the products 
of the input operands, the possibility of data overflow exists. While 
rh<= b-fr accumulator in the TDC IGICJ can handle the largest possible 
such sum that this adaptive filter system can generate, the 16 bits 
extracted from the product may not include all of the resulting high 
order product bits which results from the data overflow. 
Examination of the filter parameter or coefficient values generated 
by the PL/1 simulation program SCAN reveals that the three center-
frequency- dependent feedback parameter absolute values become larger as 
the filter center frequency moves in either direction from the center 
of the baseband. This would indicate that, if the input signal peak 
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amplitude remains constant throughout the baseband, data overflow is 
more likely to occur as the filter center frequency moves away from the 
center of the baseband. 
This exact situation was demonstrated during the implementation 
of this digital filter system. As the filter configuration was changed 
to have a center frequency toward the extremes of the baseband, it was 
necessary to decrease the input signal amplitude to insure that data 
overflow and the resulting filter instability did not occur. 
Two possible solutions to this problem were studied. Oppenheim and 
Schafer (11") discussed examining the output of the digital filter to 
detect an overflow condition. If this condition were detected, then the 
output was set to the highest possible output value or, in other words, 
saturated. This result would result in stable filter operation, but 
would also yield a distorted output. Also, in order to be fully effective 
for the direct canonic recursive configuration selected for this digital 
filter system, the sum of the products of the delayed inputs and filter 
feedback parameters or coefficients would need to be examined in order to 
fully protect the filter system from instability due to data overflow. 
The second possible solution, discussed by Antoniou (1), was to 
scale the filter input signal so that the input signal amplitude to 
filter will always be less than some upper bound, chat is, 
X. < M 
1 — 
where x^ is the digital filter input value and M is the upper bound of the 
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input values. This would insure that the input signal amplitude would 
never be too large to cause data overflow to occur. 
Scaling of the input signal amplitude was selected as the approach 
to be implemented in this case. Monitoring the sum of the products 
values from the hardware multiplier board would be a more complex 
solution and would require more program time if implemented. Also, the 
resulting distorted output was an undesirable side effect. However, 
Antoniou's approach to scaling would set a single upper bound on the 
input signal amplitude. A trade-off would be required between what 
portion of the baseband would be used and how much the dynamic range of 
the inputs of the digital filters configured toward the center of the 
baseband would need to be compressed. 
By determining the input scale factors for each digital filter 
configuration and using the appropriate scale factor with each filter 
configuration, the dynamic range of the possible digital filter con­
figurations possible within the baseband will not be sacrificed and all 
such configurations would be practical. 
Since the adaptive routine compares the digital filter peak output 
with a predetermined threshold value, different filter signal input 
amplitudes due to input scaling will result in different filter peak 
outputs for ditterent filter configurations, therefore, a unique thresh­
old value will be needed for each different configuration. 
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Digital Filter Configuration 
Since the hardware multiplier can sum the products of its input 
operands in its own accumulator, the choice of the direct canonic recur­
sive configuration for the digital bandpass filter, shown in Figure 9, 
should now be apparent. When the hardware multiplier is set in this 
mode, the sum of the products of the delayed input values and the appropri­
ate filter feedback parameters or coefficients can be calculated without 
changing the hardware multiplier mode. The product of the new digital 
input value and its scale factor (the scale factor is not shown in Figure 
9) can also be added before changing the hardware multiplier mode to 
extract the sum of products value from the hardware multiplier accumula­
tor. Finally, with the feedback plus scaled input value obtained and 
the hardware multiplier in the sum of products mode, the filter digital 
output value can be formed by summing the products of the appropriate 
delayed input values and the appropriate feedforward filter parameters 
or coefficients. 
Note that in using the direct canonic recursive representation, 
only six hardware multiplier mode changes are required for each iteration 
of the digital filter routine. The digital filter system could have 
been configured in either the parallel or cascade canonic representations. 
However, the parallel canonic form shown in Figure 4 would have required 
a hardware multiplier mode change after each multiplication and the 
summation of the outputs of the parallel portions of the filter would 
have to be done by the 8080A which would require more program execution 
time V 
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If the filter were configured in the cascade canonic representation, 
the hardware multiplier mode would again require changing after each 
multiplication. These extra mode changes could also require more program 
time. 
A filter bandwidth of 15 Hz was selected to demonstrate the operation 
of the filter system. While other bandwidth values could have been 
selected for the filter there is a practical minimum bandwidth limit. 
This limit is discussed in a later section. 
Since the entire filter program plus the adaptive program must be 
complete within 2.78 milliseconds after the occurence of the R-C "PACER" 
generated interrupt, the fastest digital filter routine should be used. 
It is obvious that the direct canonic recursive representation yields 
the fastest digital filter program. 
Adaptive Routine 
The adaptive program V7ill perform •? b i n a r y  tree search of the base­
band using predetermined fixed center frequencies. A run of the PL/1 
simulation program SCAN was made showing all of the bandpass digital 
filter parameters for a filter with a 15 Hz bandwidth and for all 
possible even integer valued center frequencies within the baseband. 
This yielded a list of 83 center frequency values ranging from 8 Hz to 
172 Hz in steps of 2 Hz. A binary tree was constructed from this list 
of center frequencies and is shown in Figure 14. Note that this binary 
tree only contains 49 nodes or frequencies. This is partially due to the 
2.0 in 30 34 40 44 30 54 (>0 (,4 W) 74 80 86 92 96 102 106 112 122 
116 
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way the tree was constructed and also because, for some of the extreme 
high and low filter configuration center frequencies, there was no input 
scale factor greater than zero which would yield a stable filter con­
figuration. For this reason, some of the frequencies on the extreme 
edges of the baseband are omitted from the tree. However, each tree 
node has two subnodes or none at all. 
A look-up table called BRANCH was constructed from this binary tree. 
Each frequency value or tree node on the tree was encoded with an 8 bit 
byte. This 8 bit byte serves as a pointer to a 16 bit word in the look­
up table BRANCH. The low order 8 bits of this 16 bit word contains the 
pointer to the right subnode of this node while the high order 8 bits 
contains the pointer to the left subnode. Those nodes which have no 
subnodes point to a terminating symbol FFFF^. 
The look-up table BRANCH is located in a contiguous 256 byte block 
of memory. An entry in BRANCH can be found by loading the high order 
8 bit address byte for the first entry in BRANCH into the 8080A H register 
and the 8 bit node pointer into the L register which then forms the 
address for a right subnode. 
The same pointer values from BRANCH are used to access appropriate 
values in the five other look-up tables. Tables VAFTl, YAFT2, and VAFT3 
contain the 16 bit filter parameter or coefficient values for FACTORl, 
FACT0R2, and FACTORS, respectively, to allow the digital filter system to 
be configured to any of the center frequencies presented in the binary 
tree. 
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The look-up table SCALER contains the appropriate 16 bit input 
scale factors for each digital filter configuration presented in the 
binary tree. These values were determined experimentally and are all 
based on a peak-to-peak input amplitude limit of 17 volts. 
The look-up table THRESH contains all of the appropriate threshold 
comparison values for each of the digital filter configurations shown on 
the binary tree which has a nonterminating subnode. These values were 
also determined experimentally and are also based on a peak-to-peak input 
amplitude of 17 volts. 
The same pointer values from SRANCK are used to access the appropri­
ate values in the five other look-up tables. The 8 bit pointer is used 
as a pointer to a table value while the appropriate 8 bit high order 
byte is used to point to the contiguous 256 byte block of memory containing 
the appropriate table. 
When implementing the adaptive digital filter system, it was some­
times found that the filter would become unstable after the feedback 
filter parameters or coefficients FACTORl, FACTOR?, and FACTORS were 
changed. This instability was observed with an oscilloscope at the 
filter system output as an unordered or random-appearing display of 
output voltage levels. This was especially true when the digital filter 
was configured to have a center frequency toward the upper and lower 
limits of the baseband. The reason for this occurrence is that sometimes 
the set of delayed input values from the previous set of filter parameters 
is too large when compared to that set of delayed input values which 
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might be encountered when the filter is configured with the succeed­
ing set of parameters. When the old set of delayed input values is 
multiplied by the new set of filter parameters and the sum of the feed­
back products formed, data overflow can and does occur. 
It was discovered that this tendency toward instability could be 
removed if the delayed input values were reset to zero after each change 
in the center frequency dependent filter parameters, FACTORl, FACT0R2, and 
FACTORS. Proper prescaling of the input to the digital filter system 
also greatly reduces this tendency, especially when the filter center 
frequency was set at frequencies toward the extreme edges of the baseband. 
Hardware Implementation 
A block diagram of the digital filter system hardware integrr .ed with 
the MDS system is shown in Figure 15. 
Only one of the sixteen available analog inputs on the RTI-1200 is 
used as the inout for the filter. Also, only one of the two digital to 
analog converters is used to monitor the filter output. The "PACER" R-C 
clock is preset to issue an interrupt to the 8080A microprocessor in the 
MDS at the sampling rate of 350 Hz. The filter system program is initi­
ated with each occurence of this interrupt. The interrupt controllers 
in the MDS and on the RTI-1200 are reset by the filter system program at 
the conclusion of each iteration of the filter system program. 
To accommodate the RTI-1200 and hardware multiplier printed circuit 
boards in the MDS it was necessary to remove one of the memory printed 
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circuit boards from MDS. Since the MDS contained 64 K bytes of RAM, the 
removal of one of the memory boards left 48 K bytes of memory which is 
more than adequate to perform the function of this adaptive filter system. 
Software Implementation 
The adaptive filter system program was developed and programmed 
into nine separate program modules on the MDS. These nine program 
modules, listings of which are presented in appendix 3, are; 
1. RTI-1200 address location module (INIT.AD); 
2. Hardware multiplier address location module (INIT.MUL): 
3. Digital filter parameter module (INIT. V4A") ; 
4. Filter system variable module (INIT.VA2); 
5. Filter parameter look-up table module (TABVAL.V2); 
6. Filter system initialization routine module (INIT.V8); 
7. Filter parameter initialization routine module (INIT.RST); 
8. Bandpass filter routine module (BPF4TH.V5); and 
9. Adaptive routine module (ADAP.V6). 
These modules were all linked together on the MDS using the ISIS-II 
"link" command and the entire adaptive filter system program module was 
located in the MDS memory using the ISIS-II "locate" command. 
The RTI-i200 and hardware muicipiier address locatiuii mudules define 
the memory mapped locations cf the data and control signais for these 
hardware subsystems. 
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The digital filter parameter module defines the address locations 
of the seven bandpass filter parameters or multiplier coefficients. 
This module also contains the filter parameters to initialize the band­
pass filter center frequency to 90 Hz which is the initial node of the 
binary tree. The filter parameter initialization routine loads these 
initial parameter values into the filter parameter locations. 
The filter system variable module defines the address locations for 
the digital filter delayed input values as well as the other variables 
used by the bandpass filter and the adaptive routines. 
The filter parameter look-up table module contains six data tables, 
BRANCH, VAFTl, VAFT2, VAFT3, SCALER, and THRESH, used by the adaptive 
routine. 
The filter system initialization routine module contains the 
program which initializes all of the adaptive filter system values, 
parameters, and controls. 
The filter parameter initialization routine module ccr.Lains the 
prnpram that initializes the bandpass filter center frequency to 90 Hz. 
This routine is called by an ^OS system interrupt which can be activated 
automatically by the filter system initialization routine or manually 
from a switch on the front panel of the MDS cabinet. 
The bandpass filter routine module contains the bandpass filter 
program. This program is the basis for the whole filter system and is 
called by an MDS system interrupt generated by the RTI-1200 R-C "PACER" 
clock which is set to the filter sampling rate. 
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The adaptive routine module contains the adaptive routine program. 
This program monitors the output of the bandpass filter routine and 
reconfigures the bandpass filter to determine a match between the bandpass 
filter center frequency and the input signal frequency. 
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SYSTEM OPERATION 
The filter system initialization routine (INIT.V8) is the first 
program run when the adaptive filter system is activated. This program, 
first, initializes the MDS system interrupts to respond to an interrupt 
generated by the RTI-1200 R-C "PACER"clock and to an interrupt which 
calls the filter parameter initialization routine (INIT.RST). The system 
stack pointer is then initialized and the bandpass digital filter param­
eters or coefficients are initialized by the generation of a software 
interrupt which, in turn, calls the filter parameter initialization 
routine. 
Next, the filter system initialization routine initializes the 
RTI-1200 functions. Specifically, the D-A converter is initialized to 
zero volts, the analog input gain is set to unity, the analog input 
channel is selected, and the R-C "PACER" clock system is activated. 
The adaptive routine variables are then initialized. The peak 
output value is set to zero and the high order 8 bit pointers to the 
look-up tables are set. 
At this point, the remaining digital filter parameters are initial­
ized. The delayed input values are set to zero and the input scale factor 
Finally, the hardware multiplier board functions are initialized 
so that operand values can be input to the board. 
The adaptive filter system initialization is now complete and the 
filter system now waits for the occurence of the first interrupt gener­
ated by the R-C "PACER" clock. 
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When the awaited interrupt arrives, program control is transferred 
to the bandpass filter routine (BPF4TH.V5). This program immediately 
initiates the sampling and digital conversion of the filter analog input 
since the RTI-1200 requires 25 microseconds to accomplish this function. 
The memory location which controls the initiation of the multiplica­
tion function of the hardware multiplier board is then loaded into the 
8080A B-C register pair. This step uses of the store accumulator in­
direct (STAX B) command, which requires only 7 machine cycles, to 
initiate a multiplication rather than a store accumulator direct (STA 
LDMULT) command which requires 13 machine cycles. This is a difference 
of 6 machine cycles per instruction or, since 7 multiplication operations 
are required for each iteration of the digital filter program, 42 
machine cycles per program iteration. When the 10 machine cycles to 
store the multiplication initiation command location in the B-C register 
pair (LXI LDMULT) are considered, the overall time savings are 32 machine 
ryrlec or In micTosecondp of orogram time oer iteration. 
Now the filter operation actually begins with the formation of the 
sum of the products of the delayed input values and the feedback filter 
parameters or coefficients. When this summation is complete, the new 
sampled input value is in digital form. This new value is multiplied 
by the appropriate scale input value and the resulting product is added 
to the sum of the feedback values. 
The filter output value is now formed by summing the product of 
the new feedback value and FACTORS and the products of the appropriate 
delayed input values and the appropriate filter feedfoncard parameters 
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or coefficients. This sum is then submitted to D-A converter to form 
the analog output. 
During this process, the filter delayed input values have been 
shifted appropriately in preparation for the next iteration of the 
bandpass filter routine. 
Except for the reset of the hardware multiplier to input new 
operands and resetting the RTI-1200 and MDS interrupts, the remainder 
of this routine is really a part of the adaptive routine. The filter 
peak output is detected and saved for use by the adaptive routine (ADAP. 
V6). Also, a check of the position of the manual switch on the hardware 
multiplier board is made to determine if the adaptive routine is to be 
exercised. If the adaptive function is to be performed, control is 
transferred to the adaptive routine. Otherwise, the filter system goes 
into a standby mode to await the next occurence of the interrupt generated 
by the R-C ""PACER" clock on the RTI-1200. 
The adauLive routine (ADAP.Vô), though appearing to be a very long 
program, is actually run in three separate segments. A flow chart 
diagram of the adaptive routine is shown in Figure 16. 
In the first segment of the adaptive algorithm, the peak output 
value of the filter configured with its center frequency at the node 
frequency is compared with the corresponding threshold value. If the 
peak output value does exceed or equal the appropriace threshold value, 
the adaptive routine assumes that the center frequency of the digital 
bandpass filter or node frequency is the same as the filter input signal 
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frequency and any further adaptive routine operations are suspended. 
Otherwise, the adaptive routine checks the BRANCH look-up table for a 
right subnode frequency. If there is no right subnode frequency, the 
adaptive routine assumes that the node frequency or filter center 
frequency matches or closely matches the input signal frequency and 
further adaptive routine operations are suspended. Recall that the 
binary tree is balanced so that if a right subnode is present a left 
subnode will also be present, and conversely. 
If there is a right subnode frequency to be examined, the adaptive 
routine loads the appropriate filter parameter values from look-up tables 
VAFTl, VAFT2, and VAFT3, respectively, into filter parameter locations 
FACTORl, FACT0R2, and FACTORS which configures a digital bandpass filter 
with the right subnode center frequency. The appropriate scale factor 
value is loaded into the SCALE location from the SCALER look-up table 
for use by the digital filter routine, the digital filter delayed input 
values are reset to zero, and a pointer is set to locate the next part 
of the adaptive routine to be performed when control is returned to that 
routine. 
The last step of this portion of the routine resets the RTI-1200 and 
MDS system interrupts and returns the filter system to the standby mode 
where, once again, the system awaits the next occurrence of che R-C 
H'DA^ T7''0" 1 /->  ^ o 1 n ^ 
A. XV .w W CV  ^  ^  ^^  ^w • 
For the next 24 occur rences  of this interrupt, only the bandpass 
filter routine will be run. The first 8 occurrences allow the filter to 
adjust tc the change in filter parameters. During the last 16 iterations 
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of the digital filter program, the output of the digital filter is 
monitored to determine the filter peak output value. After the twenty-
fourth iteration of the digital filter routine has completed, the 
adaptive filter routine is again called. As in the first segment of 
this routine, the filter peak output of this right subnode center 
frequency filter configuration is compared with the appropriate threshold 
value to determine if the center frequency (right subnode frequency) of 
the digital filter matches the input signal frequency. This portion of 
the routine operation is the same as in the first segment. Next, the 
digital filter is reconfigured to examine the left node frequency. This 
reconfiguration procedure is the same as was previously described. Also, 
a new factor is loaded into SCALE» the delayed input values reset to 
zero, the new routine return pointer is set, the RTI-1200 and MDS system 
interrupts reset, and the filter system is again returned to the standby 
mode. 
A <-« T • •  ^ 1 f ^ V» -v— /"x n o -n yl T T1 ^  Ir J. ti II J. y L.LLO (_/OLl«a^C>00 JL ^ Jw C. C* .1. A. ^ .A. ^ ^ A. ^ ^  L & v _  ^^ ^ «« ^  
the next 24 occurrences of the R-C "PACER" clock generated interrupts. As 
before, the first 8 iterations of the digital filter routine allow the 
filter to adjust to the change in filter parameters and the filter peak 
output value is determined during the remaining 16 iterations. 
At the completion of this series of digital filter routine iterations, 
the adaptive routine is again called and the filter peak filter output 
value for the left subnode frequency is compared with the appropriate 
threshold value. If the filter peak output value does not exceed the 
threshold value for the left subnode center frequency digital filter 
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configuration, the peak output value is compared with the peak output 
value for the right subnode center frequency digital filter configuration. 
The subnode filter configuration which yields the larger filter peak 
output value now becomes the new node frequency. The digital filter is 
then reconfigured to have a center frequency at the new node frequency, 
A pointer is then set to the beginning of the first segment of the 
adaptive routine so that the adaptive process may begin again after the 
24 iterations of the digital filter routine. 
In order to be able to study the performance of the adaptive 
routine, this adaptive filter routine does not include the 
capability to track the frequency on an input signal. The filter system 
could be modified to do so by continuing to monitor the peak filter 
output value. If this value ever dropped below its appropriate threshold 
value, the system would be reset to have a node frequency of 90 Hz and 
repeat the iterations of adaptive routine. 
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SYSTEM EVALUATION 
This adaptive filter system will be evaluated by examining the 
performance of the basic digital bandpass filter and the performance of 
the adaptive routine with the basic filter routine. 
Bandpass Digital Filter Performance 
The PL/1 program RESPONS was written to present the frequency 
response for the digital bandpass filter. This program accepts the 
upper and lower cutoff frequencies and the upper bound of the filter 
baseband and calculates the filter frequency response for the digital 
bandpass filter within the baseband in 5 Hz increments. The program 
performs this function by calculating the locations of the digital fil 
poles and zeros on the z-plane and then geometrically determining the 
jLuT 
distances between the filter poles and zeros and the point e where 
w = any frequency in radians/second within the baseband; and 
T = tine sampling interval which is 2.73 milll&ccoaJs in this case. 
The overall frequency response of the digital filter is the quotient o 
juJT 
the product of the distances between e and the filter system zeros 
divided by the product of the distances between e"' and the filter 
system poles. 
The frequency response of the actual digital filter was measured 
by applying a fixed amplitude sine wave to the digital filter 
input. The input sine wave frequency was varied and the digital 
filter peak output amplitude was measured using an oscilloscope. 
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The results of this program are compared with the measured frequency 
response of the implemented digital bandpass filter. This comparison is 
shown in Figure 17. 
Figure 18 shows the time responses of the bandpass digital filter 
configured with a 90 Hz center frequency when constant amplitude sine 
waves with frequencies of 83 Hz, 90 Hz, and 98 Hz are applied to the 
filter input. Note that 83 Hz and 98 Hz are the bandpass filter 3 dB 
bandwidth frequencies. The line segments shown in the representations in 
Figure 18 are the digital filter outputs. Each line segment is 2.78 
milliseconds long or the duration of the sampling interval. 
If the input sine wave is simultaneously displayed with the digital 
filter output on an oscilloscope which is triggered by the input signal, 
the leading edges of the output filter line segments trace the output 
sine wave response. Note that unless the input signal has a harmonic 
of 360 Hz, the filter system sampling rate, the filter output line 
segments will be moving to form such a sine wave trace. 
Adaptive Routine Performance 
The adaptive routine was tested by applying a 17 volt peak-to-peak 
sine wave signal at different frequencies to the filter system input, 
activating rhe adaptive routine, and noting the vneie frequency on which 
the adaptive routine settles. Repeated reference to Figure 14 will be 
helpful when studying the following evaluation summary. 
The first frequency tested was the initial node frequency, 90 Hz. 
With the input signal amplitude set to the proper value, the adaptive 
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routine would maintain the filter system center frequency at 90 Hz. 
However, if the input amplitudes were too low, the filter peak output 
value would not equal or exceed the predetermined threshold value in the 
look-up table THRESH and the adaptive routine would commence its search 
down the binary tree and yield an erroneous filter center frequency. 
The next input signal frequencies examined were the subnode frequen­
cies of the initial node frequency, 48 Hz and 130 Hz. In both of these 
cases the adpative routine caused the digital filter center frequency to 
settle onto these respective subnode frequencies. Small modifications 
CO the appropriate threshold values in the look-up table THRESH were 
necessary to obtain proper operation of the adaptive routine. 
The successive subnode frequencies were examined in the same 
manner and similar results were obtained until the fourth tier of nodes 
below the initial node was reached. At this point, a few center fre­
quency adaptation errors occurred. As mentioned in the preceding para-
iîi'âûi'i. lu some cases slight modifications to the appropriate threshold 
values were required to assure proper operation of the adaptive routine. 
In a few cases it was necessary to modify the scale factor values in the 
look-up table SCALER to reduce the systems tendency toward instability. 
Where erroneous performance became noticeable was in the fourth 
and last tiers of node frequencies. In most cases, the adaptive routine 
would settle the filter center frequency on the frequency of a parent 
node in the fourth tier of nodes. Adjustment of the threshold values of 
the fourth tier node frequencies could not correct the situation. 
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The reason for the above noted incorrect operation is that the 
frequencies in the last tier of nodes are within the 15 Hz filter 
passband of the filter configuration of one of the nodes in the upper 
tiers of the binary tree. Because of the flat passband response of the 
Butterworth filter, the filter will yield almost the same peak output 
values for all of the frequencies in the filter passband. It is therefore 
almost impossible to find a threshold value which will differentiate 
between the peak output values resulting from an input signal at the 
center frequency of a bandpass filter configuration and other input 
signals within the passband of that filter configuration. 
The entire adaptive digital filter system requires 1912 bytes of 
memory storage. Of this 1912 bytes, 966 bytes are required for the six 
look-up tables, 888 bytes are required for the filter system program 
software, and 58 bytes are required by the filter system program software 
for temporary storage. 
The processing time required for the adaptive digital bandpass 
filter system was calculated and examined. Because the adaptive routine 
portions are accessed only a few times before the bottom of the binary 
tree is reached, it was difficult to measure these times experimentally 
since the accessing of these segments of code is not periodic. For this 
reason the processing times were calculated rather than measured. 
These times were calculated by summing the clock states for all of 
the instructions in each applicable portion of each routine. The clock 
state sums were then multiplied by the 0.5 millisecond 8080A clock period 
tc obtain the processing time for each applicable program segment. It 
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should be noted that the clock period of the 8080A in the MDS was measured 
on an oscilloscope to be 0.5 milliseconds. 
The initialization routine processing time was not calculated since 
that routine is run only once and the duration of that routine does not 
affect the performance of the rest of the filter system. 
The digital bandpass filter which was implemented by itself requires 
0.5235 milliseconds to complete its function without jumping to the 
adaptive routine. This time is considerably less than the filter system 
sampling interval of 2.78 milliseconds. If the filter system sampling 
interval was decreased to 0.5235 milliseconds, a sampling rate of 1910 
samples per second could be realized. This means that a nonadaptive 
fourth order digital bandpass filter could be implemented with a base­
band of up to 955 Hz. 
If the adaptive routine was added to the digital bandpass filter 
operation, a worst case processing time of 0.982 milliseconds is required. 
This value is also well below the 2.78 millisecond sampling interval used 
in this filter system. If the sampling interval were set to 0.982 
milliseconds, a sampling rate of 1018 samples per second is possible 
which results in a maximum possible baseband of 509 Hz. 
System Features 
The adaptive digital bandpass filter has several advantages to 
recommend it. The first is, assuming that the input scale factors are 
correct, the stability of the digital filter is assured provided that 
the input; signal amplitude remains below the preset upper limit. 
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The adaptive filter system program can also be used with different 
sizes of filter basebands by providing the proper data in the look-up 
tables and adjusting the sampling rate, that is, the R-C "PACER" clock 
frequency on the RTI-1200. No change in the adaptive filter system pro­
gram is required. 
Other classes of filters, such as Chebyshev or elliptic, can also 
be implemented using this adaptive filter system program. Again, only 
modification of the data in the look-up tables is all that is required 
to make this change. 
The resolution of the adaptive search can be modified, up to a 
point, by also changing the data in the look-up tables. The BRANCH 
look-up table can accommodate up to 128 nodes. A different approach to 
locating entries in the BRANCH look-up table could be used to permit 
utilization of all 128 possible nodes. If more than 128 nodes were 
required, the adaptive routine would need to be modified to accommodate a 
iBTger DtvAÎ'îCH look—ûD table. 
System Deficiencies 
The adaptive digital bandpass filter does suffer from several 
deficiencies which degrade the performance of the system. 
One notable deficiency is that the threshold values contained in 
the THRESH look-up table are all based on a fixed input signal amplitude, 
in this case 17 volts peak-to-peak. However, if the input signal ampli­
tude rises above or drops below that fixed value, the values in the 
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THRESH look-up table are no longer valid and incorrect operation of the 
adaptive routine is practically assured. 
When an input signal is close in frequency to the center frequency 
of the digital bandpass filter, but not matching, the adaptive routine will 
sometimes incorrectly indicate a match. The basic cause of this in­
correct operation is the flat passband response of the Butterworth filter. 
If an input signal frequency falls within the passband of a particular 
filter configuration, but does not match the center frequency of the 
center of that filter configuration, the filter response to that input 
signal could be a peak output value which may exceed the appropriate 
threshold value for that particular configuration. This would in turn 
cause an incorrect node selection to be made by the adaptive routine with 
the end result being that an exact match of the input signal frequency 
and the digital bandpass filter center frequency would be impossible. 
Three possible remedies to this deficiency are apparent. First, 
an exact match between the input signal frequency and the filter input 
frequency may not be necessary, depending on the particular application. 
In this case, nothing needs to be done. 
Another solution might be to use a filter type which has a not-flat 
passband, such as a Chebyshev cr Elliptic filter. With this type of 
filter some attenuation is possible within the passband which may help 
to make the appropriate threshold value more unique in determining a 
match of the digital bandpass filter center frequency with the input 
signal frequency. 
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A third solution might be to configure the digital bandpass filter 
with a narrower passband. There is a bandwidth limit, however, where 
values for filter parameters FACTORS and FACTOR? round off to 0000^. 
This appears to occur when the filter bandwidth reaches 8 Hz. It is 
not known what effect this truncation of the filter parameters might have, 
but it is possible that incorrect filter operation could result. 
Possible Future Work 
This adaptive digital bandpass filter system, while having been 
demonstrated to be a workable system, lacks many refinements which would 
certainly enhance its overall operation. 
An obvious improvement would be to implement this system using a 
faster 8 bit microprocessor and possibly one with a more efficient 
instruction set. If this filter system were implemented on a Zilog Z-80A 
based microcomputer system with no changes to the software, this same 
filter system could operate at twice the program speed of the demonstrated 
8080A based filter system configuration. This would mean that the filter 
baseband could be twice the size possible with the 8080A based system. 
In addition, the Z-80A contains more registers and its instruction 
set contains more addressing modes than the 8080A so more efficient 
coding of the entire filter system software would be possible. 
Greater program efficiency, faster program operation, and the elimina­
tion of the hardware multiplier are all possible improvements to the filter 
system if it were implemented on the new generation of 16 bit microproc­
essors such as the Intel 8086, the Zilog Z-8G00, or the Motorola 58000. 
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While all of these devices have multiplication instructions in 
their repertoires, the TRW TDCIOIOJ hardware multiplier device still 
multiplies at a faster speed. However, these 16 bit microprocessors dc 
not require the extensive overhead programming steps to perform a multi­
plication which are necessary when multiplying with the hardware 
multiplier. As a result, the overall time required to perform a multi­
plication using a 16 bit microprocessor is less than that required to 
perform the same task using the hardware multiplier. 
In addition, all three of these 16 bit microprocessors contain 
more effective addressing modes in the instruction sets than those in 
the 8080A instruction set. The 16 bit microprocessors also are designed 
to operate on 16 bit data more efficiently than the 8080A. Consequently, 
a faster, more efficient adaptive digital filter system software imple­
mentation is possible if a 16 bit microprocessor based system is used. 
Such a faster routine might be developed. 
The present aaapcive digicai banJuasb liltei.- system is very tightly 
constrained by the lack of range of the threshold values contained in the 
THRESH look-up table. The development of an algorithm to dynamically 
alter these threshold values as the filter input signal amplitude changes 
would greatly enhance the dynamic range of the input of the filter 
sys tern. 
In like manner, an algorithm which would dynamically modify the 
input scale factors as the peak input amplitude changed would also 
enhance the filter system dynamic range. Such an algorithm would optimize 
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the input signal amplitudes to the digital bandpass filter so that 
these amplitudes would be as large as possible and yet not so large that 
the filter configurations are driven to instability. This algorithm 
could also be linked with an algorithm similar to the one previously 
described to optimize both the input scale factors and the threshold 
values. 
A simple algorithm to make the demonstrated adaptive digital filter 
system truly track an input signal was described in an earlier section. 
This algorithm required that the adaptive routine perform the complete 
adaptive algorithm if the decreasing peak filter output amplitude indicated 
a shift in input signal frequency. An algorithm could be developed which, 
when having sensed a shift in input signal frequency, could search back up 
the binary tree structure to find a match of the filter system center 
frequency and the input signal frequency. This approach would be a less 
radical and abrupt change of the digital parameters and would provide for 
a smoother transition between filter configurations. 
Such an algorithm would require a more complex scheme to keep track 
of parent nodes so that the binary tree could be traversed from bottom 
to top as well as from top to bottom. 
In its present form, the adaptive digital bandpass filter system 
tries to match its center frequency with the first input signal it 
encounters that causes the filter output to equal or exceed the appro­
priate threshold value. A useful algorithm could be developed tnat 
seeks to match the filter system center frequency with the input 
signal which has the largest amplitude. 
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The present filter system operates only on continuous input signals. 
Recall that the original motivation for developing this adaptive digital 
filter system was to monitor heart rate information. However, the heart 
signal is not a continuous signal. Therefore, a useful algorithm would be 
one which still matches the digital filter center frequency to the input 
signal frequency, but where the input signal may no longer be continuous. 
It was noted in an earlier section that the adaptive routine will 
sometimes provide an incorrect match of the filter system center frequency 
to the input signal frequency due to the flatness of the Butterworth 
filter passband. It was also noted that a narrower filter passband could 
help correct this deficiency. There could, however, be instances where a 
precise filter center frequency-input signal frequency match is desired 
as well as a wider filter bandwidth. Figure 19 shows the block diagram 
of a possible implementation of such a filter. In this configuration the 
narrow bandwidth version of the adaptive filter system would serve as an 
incut center frequency tracker. The tracker would use the pointers it 
uses in its adaptive routine to locate applicable filter parameters in 
other look-up tables to modify the slave filter. 
Note that the slave filter could be almost any type of filter with 
almost any size bandwidth, even a bandstop filter. Also, there could be 
multiple slave filters all adapted by the tracker. 
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conclusions 
It has been demonstrated that a general purpose microprocessor, in 
this case the Intel 8080A, can be used to implement a real-time digital 
filter system if an external hardware multiplier is included in the 
system hardware implementation. The basic fourth order digital bandpass 
filter developed for this dissertation, not to mention the adaptive 
routine, would not have been possible without the inclusion of the TRW 
TDC lOlOJ hardware multiplier. 
A faster 8 bit general purpose microprocessor, such as the Zilog 
Z-80A, will enhance the performance of a filter such as the one developed 
for this dissertation simply because of its faster processing speed. A 
microprocessor like the Z-80A can further enhance the performance such a 
filter system by making use of the more powerful addressing modes avail­
able on that microprocessor. 
Despite the faster speed of the Z-80A, a fourth order bandpass digital 
filter implemented on the Z-80A based system should include an external 
hardware multiplier. 
The use of an 8080A based microcomputer system implemented as a 
fourth order non-adaptive digital bandpass filter with a sampling rate of 
360 samples per second, but without an external hardware mui^ipllei. Is, 
unrealistic. The time required to perform the software multiplications 
is the greatest constraint. If the sampling rate were smaller, yielding 
a longer sampling interval, a fourth order bandpass filter could be 
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implemented. However, a lower sampling rate results in a smaller baseband 
or frequency range of interest which in turn limits the usefulness of 
the digital filter. 
An adaptive version of the above mentioned filter is again unrealistic 
due the time required to perform both the filter and adaptive functions. 
As before, the best hope of obtaining a realizable adaptive filter system 
is to lower the sampling rate which, again, limits the usefulness of the 
filter. 
The latest generation of 16 bit microprocessors shows great potential 
for implementation of digital filter systems. These devices are, gen­
erally, at least as fast as the earlier 8 bit devices. The three 
prominent 16 bit microprocessors available today, the Intel 8086, the 
Zilog Z-8000, and the Motorola 68000, all include a 16 bit by 16 bit 
multiplication operation in their instruction sets. These multiplication 
instructions require fewer overhead operations than the TRW TDC lOlOJ 
naf=ed and would result in more concise and efficient coding for multi­
plication. 
The use of any of these three devices in an adaptive digital bandpass 
filter system similar to the one described in this dissertation will 
result in a simpler hardware configuration (since the external hardware 
multiplier is no longer necessary), a more efficient software package, 
and a digital filter system with greater performance than is possible 
with a general purpose 8 bit microprocessor based system. 
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APPENDIX 1: SIMULATION PROGRAM! LISTINGS 
S C A N :  P C i C J C  E D U H E  ( J P  T  I  O N S  (  M  A  I  N  )  * ,  
/ * 
/ *  R J B E O r  W .  W A L S T R U M  
/  *  M A Y  3 0 ,  1 9 / 9  
/ »  T H I S  P M O G R A M  S C A N S  T H E  F R E Q U E N C Y  
/ •  S P E C T R U M  O F  I N T E R E S T  A N D  
/ »  D E T E R M I N E S  T H E  W E  f G H T  F A C T O R S  F O U  
/ *  A  F O U R T H  O R D E R  D I G I T A L  B A N D P A S S  
/ *  F I L T E R  W I T H  A  G I V E N  F I L T E R  
/ ' •  R A N D  W I D T H .  
/ » 
*/ 
*/ 
*/ 
*/ 
+/ 
*/ 
*/ 
*/ 
D E C L A R E  
P I  F L 0 A T ( I 6 J  I N I  r  I A L ( 3 o 1 4  I & V 2 6 5 4 )  ,  
( F A C T O R  1  ,  F A C T O R S  . F A C T O R  3 .  F  A . C T 0 R 4  ,  F A C T O R S ,  F  A C T 0 R 6  , F  A C T O R  /  ,  
F R E Q , B W  , R A T E , T , O N E  , T  W O , T H R E E , F O U R  , S  I X , E I G H T ,  
T W E L V E , K , P S I )  F L O A T ( 1 6 ) .  
( E l  ( 9 0 )  , F 2 ( 9 0  )  , A L P H A ( 9 0 )  )  F L O A T ( 1 6 )  I N I  T  I  A L ( ( 9 0  )  0 )  ,  
( H E X  I  , H E X  2 , H E X 3 . H E X 4 , H E X 5 ,  H E X 6 , H E  X 7 )  C H A R ( 4 ) ,  
(  I  ,  J  ,  L  )  F  I  X E  O  I  N  I  T  I  A L  (  0  )  ;  
D E C L A R E  H E X  E N T R Y ( F L O A T ( 1 6 ) )  R E T U R N S ( C H A R ( 4 ) ) ;  
ONfi -1 . ; 
T W O - 2 . ;  
T H R F E  =  3  o  ;  
F O U R  = 4 .  ;  
S  (  X  =  6 .  ;  
E I G H T ^ O . ;  
T W E L V E - 1 2 . ;  
G E  T  l _  I  S  T  i [  B W  ,  R  A  r  E  )  ;  
P U T  P A G E  L I  S T (  '  F O U R T  H  O R D E R  D I G I T A L  - J A N D M A S S  F I L T E R * ) ;  
P U T  i K I ( J ( 3 )  E O I  T (  '  J  A N D *  I  D T H  - =  •  •  H W  ,  •  H Z '  ) ( A ( I 2 ) . F ( 3 ) , A (  3 ) ) :  
P U T  S K I P  E D  I T ( » S A M P L I N G  R A T E  =  '  , H  A  T  E  ,  '  H Z •  ) (  A (  I O >  , F  ( 3 )  • A ( 3 )  )  
T  = U N E / R A T E :  
F i - i E O - 0  ;  
O i l  W H I L E (  H W / 2 > F R E 0  )  ;  
1 = 1+2 
F- kf: 0=1 + ?; 
F N D  ;  
P S  I  = ' ) W  /  (  T W O  » F I « E Q  )  ;  
F I  (  I  )  = F R F Q *  (  S Q « T (  P ' S  l * * ? » - n N E  )  -  P S  I J ; 
F : '  (  I  •  - F  R E Q *  (  S O R  T {  P S  I  « <  « = 2 K ; ) M E  )  • P S  I  );  
K  : t ) N [ ; / T  A N ( P  I * ( r 2 ( I ) - F I ( I ) ) * T ) ;  
P U T  S K [ P  E O I T C ' K  - •  , K )  ( A ( J ) , F ( 8 # 4 )  )  ;  
J  : I  ;  
0 ( 1  W H  I L  E (  F 2  <  J  > < (  M A T E / T W O  ) )  ;  
A L P H A  ( J >  =  C O S (  P I  « •  ( F 2 (  J )  t - F l  (  J )  )  • T ) / C O S ( P I  •  (  F  2  (  J  ) - F  l  ( J  )  )  •  T  »  ;  
J = J + 1 ; 
F R (-:o= J* 2 ;  
P S  I =fiW/(J W O k F H E O  ) ; 
F  l  (  J  )  = F N E  Q + (  S O K T  (  P S I  • »  2 f O N E :  ) - P S I  )  ;  
F 2 ( J ) = F R F Q t ( S Q R T ( P S I * * 2 f O N E ) + P 5 I ) ;  
F N O  ;  
J  -  J -  i  ;  
F A C T U R E  = U N E / (  K *  *  2  S  O H  T  (  T  W  •  I  •  K  « • • r ' F  )  ;  
=  X (  F A C T O R S )  î  
F  A C T 0 R 6 = - T W O * P A C T O N  s ;  
H E X 6 = H E X ( F A C T 0 R 6 ) :  
F A C T O R ^ ^ F A C T O R S ;  
H I - X  7  -  H E  X 5  ;  
F  A C T  0 « 4  ( K  • ' ( ' 2 - - S 0 R  r  {  T W O )  * K  f O N E  )  * F A C T U R 5  :  
H E X 4 = M E X (  F A C T O R  4 }  
P U T  S K I P ( 2 >  E D I  T  (  "  F A C T O R S  -  '  . . F A C T O R  5 ,  '  H E  X  5  =  •  ,  H  E  X  5  .  •  F  A C  T O R  6  = • •  
F A C T 0 R 6 . • H E X 6  =  •  ,  H E X 6 ,  • F A C T O R 7  = •  . F A C T O R  7 .  • H E X /  =  « . H E X ? .  
' F  A C  T O R  4  =  •  « F  A C T f j R 4 .  •  H E X 4  =  •  ,  H E  X 4  )  (  4  (  A  (  9  )  .  F  (  7  »  4  )  .  X (  1  )  •  
A ( 7 )  , A ( 4 )  , X ( 3  )  )  )  :  
P U T  5 K  I  P (  3 )  E D I  T (  •  C E N T E R  L I  P P E R '  1  •  L O W E R  » .  •  A L P H A  »  ,  •  F  A C T  O R l  •  «  •  H E  X  1  •  ,  
«  F A C  T 0 R 2  •  I  •  F I E  X 2  •  .  •  F A C  T O R  3  '  ,  •  H E  X  3  •  )  (  A  (  6  )  .  3  (  X  (  3  )  .  A  (  5  )  )  t  3 (  
X ( 3 ) , A ( 7 ) , X ( 3 ) . A < 4 ) J ) ;  
I -  =  I  Î  
0 0  W H  I L  E  < L <  =  . J  )  ;  
FRE0=L*2; 
F A C T O  R 3 - T  * 0 4  A L P H A *  L  )  • K  •  (  T t f  C ) + K - S O R  T  (  T  W O  )  )  •  F  A  C  T  O R  5 )  ;  
H C X 3 : = H E X (  F A C T 0 R 3  )  :  
F  A C  T O R ? - - T W O * ( T W O * ( A L P H A *  L  >  K K )  * * 2  + K  * * 2 - 0 N F ) » F A C Y Q R 5 ;  
H E X ? : :  H E X *  F A C T 0 R 2  )  :  
F A C  T O R I  = : T  W O *  A L P H A *  L )  * K * *  TW()*K +SQRT *  T  W O  >  ) *  F A C T  O K ! )  ;  
H E X l - H F X *  F A C T O R l  )  ;  
P U T  S K I P  E D  I T  *  F R E Q  » F 2 *  L ) t F 1  ( L  )  , A L P H A ( L )  , F A C  T O R  I o  H E  X  I  » F  A C T 0 R 2 »  H E X 2  »  
F A C T O R  1  , H E  X 3 ) ( X ( I .  X ( f > ) . F ( 3 ) . X ( 5 > , F ( 3 > , X * 3 ) , F ( 7 t 4 ) , X < 2 ) ,  
3  <  F  *  7  , 4 ) ,  X  *  3  )  ,  A  *  4  )  ,  > :  *  3  )  ) i  »  :  
L=L + i ; 
E N D  ;  
H F  X  :  P R O C E D U R E  t X F A C T O R )  R E T U R N S ( C H A R *  4 )  )  :  
/ «  T H I S  P R O C E D U R E  C O N V E R T S )  F A d O R S  F R O M  D E C I M A L  T O  H E X A D E C I M A L * /  
/ *  R E P R E S E N T A T  I O N .  * /  
O F C L A R E  
H E X  S  C H A R  A C T  E R *  I  Ô  )  K  N  I  T  I  A L  •  0  I  2 3 4  5 6  7 a 9 A  B C D E F  •  )  .  
H E X N U M  C H A R A C T E R *  4  )  I N I T I A L * *  M t  
*  P O S O  t P O S  1  t P ' 0 5 2  .  P U S 3  )  F I X E D *  2  )  I N I T I A L * 0 ) «  
( F A C T O R . X F A C T O R )  F L O A T  * 1 6 ) ,  
N E ( i  B I T ( l )  I N I T I  A L  *  " O *  H )  ;  
F A C  T O R = X F A C  T O R I  
I F  F A C T O R < ( )  T H E N  D O  ;  
N E C - ' I « n ;  
P A C T O R = A B S * F A C T O R ) ;  
F  N I )  ;  
P C S  1 - F A C T O R  ;  
F A C  T O R : :  F A C T  O R - P  O S  1  ;  
F A C T O R = F A C T O R < ' l  6 .  :  
P 0 S 2 - F A C T 0 R :  
F A C  T O R - F A C T  O R - P O S 2 ;  
F A C r O R = F A C T O R < M  6 .  :  
P 0 S 3 ~ F A C T O R  :  
F A C  T O R -  F  A C T 0 R - - P 0 S 3  ;  
P 0 S 4 - F A C T O R * 1 6 . :  
I F  P 0 S 4 > : : J ?  T H E : N  D O  :  
POS 3 = pas3 + I  ;  
I F  P U  s  3  > - - 1 6  I  H E N  D O :  
P O S 3 = 0 ;  
P O S 2 = P O S 2 4 - !  :  
IF P052>=16 THEN DO: 
P0S2-0; 
P D S 1 - - P O S I  + i  ;  
I F  P O S l > "  1 6  T H t l N  Û O Î  
POS 1 ^ o;. 
p n s  o = p c ) s o + 1  ;  
I F  P O S O  > = 1 6  T H E N  P U 5 0 = 0 :  
END; 
END ;  
E N  3  ;  
END; 
I f "  N E C  T H E N  D O ; ;  
P O S  . 3 =  1 5 - P 0 5 H ^  1  ;  
POS 2= I 'J-POS2 :  
F'OS 1- 15-POSi:; 
p o s o =  1 5 - p o s o ;  
) F  P 0 S 3 > -  I  6  T H E N  O U :  
P O S  3 = 0  ;  
P O S  2  =  P O S 2 4 -  I  ;  
I F  P 0 S 2 > = 1 6  T H E N  D O :  
POS 2=0 ; 
pOS I  =POS1 4  1  ;  
I F  P O S  I >  =  1 6  T H E N  D O :  
P O S I=0 ; 
pas0=pij5i0 + I  ;  
I F  (•'OSO>=lO T H E N  P O S  0 - 0 :  
FNO; 
E  N D  ;  
îiND ; 
E N D  ;  
H E X N U M Z  S U M S  T H  (  1 E X 5  .  P  0 5  0  f  1  ,  I  )  |  |  S U  e i S  T  R  (  H E  X  S  ,  P O S  1  f  I  .  1  )  | 1 S U O  S T  R  (  H E  X  S  .  
P O S 2 « - l  . 1 ) 1 1  S U B S l » î ( H E X S , P a S l + l  
R h I T U P N  ( H E X N U M )  :  
K.NO HLX; 
END SCAN; 
F  I L T t :  N  :  P w a c f - I O U R F  O P T  I  O N S (  M A  I  N )  :  
/ • 
/ •  U O R F R T  W o  W A L 5 T W O M  
/  *  N a V F M L Î F T R  2 2 .  1 9 7 8  
/ *  2 N O  O N D E »  D I G I T A L  B A N D P A S S  F I L T E F i  
/ •  T I M E  R E S P O N S i :  A N A L Y S I S .  
/ *  
*/ 
*/ 
*/ 
*/ 
*/ 
*/ 
D E C L A R E  
P I  F L O A T (  1 6 )  I N I T  I  A L  ( 3 ,  1 4 1  ^ , V 2 6 5 4  )  ,  
(  W 2  t  W  1  , K  ,  A L P H A .  T  .  F A C T O P  1  « F  / , C T O R 2  ,  F  A  C  T  O  W  3  .  F  A C T  Q  R 4  , F  A C T  O R 5  ,  F  A C  T  0 « 6  .  
F  A C  T O R T -  . F R E Q U E N C Y  , F  I  L  T E R  I  N . F  I L T  E R O U T  .  O N E  .  T W O  ,  S U M  )  F L O A T  (  1 6 )  .  
D E L A Y  ( 4 )  F L O A T  (  1  6  )  I  N I  T  I  A L  (  ' (  4  )  0  )  .  
(  U P P E R . L O  W E R . I Î A T E  ,  I  ,  J  ,  F  )  F  [  X E D ;  
O N E = l . :  
TWCI = 2 . : 
G E T  L I  S  T { U P P E R . L O W E R . R A T E  )  ;  
P U T  S K I P  L I  S T ( ' U P P E R  C U T O F F  F R E Q U E N C Y  - '  , U P P E R , ' H E R T Z '  )  :  
P U T  S K I P  L I  5 T (  ' L O W E R  C U T O F F  F R E Q U E N C Y  = '  . L O W E R .  *  H E E R T  Z '  )  :  
W 2 = T V ^ 0 »  U P P E R *  P I  ;  
P U T  S K I P  L I  S T (  •  W 2 =  '  .  W 2  )  
W 1 - T W 0 * L 0 W E R * P I ;  
P U T  S K I P  L I  S  T  <  • W 1 = '  ;  W I  J  ;  
T = O N E / ( T W O * R A T E ) :  
P U T  S K I P  L  I  S T t  '  T = '  .  T  )  
A L P H A = C  O S  (  (  W 2 * W  I  ) » T  /  T V J O )  / C O S  (  (  W 2 - W  I  ) *  T / T W U  )  :  
P U T  S K I P  L I  S T < •  A L P H A - » ,  A L P H A  )  ;  
K =  O N f _  / T  A N  (  (  W 2 -  W  1  )  *  T  /  T  W O )  ;  
P U T  S K I P  L I S T < ' K = ' , K ) :  
F A C T O R !  - O N E  / ( l O K  +  S U R T C T W O l ^ K O - U N E ) ;  
P U T  S K I P  L I  S T (  •  F A C T O R I l  -  '  . F A C T  O R  1  )  ;  
F A C T O R 2 = - T W O » F A C T O R  1  :  
P U T  S K I P  L I  S T <  '  F A C T 0 R 2  = =  •  .  F  A C T O R  2  )  ;  
F  A C  T O R  3 = F A C T O R !  :  
P U T  S K I P  L I S T ( ' F A C r O R 3  - ' . F A C T O R S ) ;  
F  A C  T 0 R 4  = -  ( K  * K - S Q R T  (  T  W O  )  *  K  +  O N  I I  )  •  F  A C  T  O R  1  ;  
P U T  S K I P  L I s r ( " P A C T U R 4  = ' , F A C r O R 4 ) ;  
F A ( : r O k 5 - T W O *  A L P H A + K *  (  T | » 0 » K - S 0  ^  F  (  T W O  )  )  • F  A C  T O R  1  :  
P U T  S K I P  L I  S T ( " F A C T O R S  . F A C T O R S )  :  
F A C T O R 6 = - T W O * ( F W O * A L P H A * * 2 * K * K + K * K - O N E ) * F A C T U R l ;  
P U T  S K I P  L I  S T  ( " F A C T  0 R 6  = ' , F A C T 0 R 6 ) ;  
F A C T O R 7 ^ ^ W O * A L P H A * K + ( T * O » K + 5 0 % T ( T W O ) )  + F A C  T O R  I  :  
P U T  S K I P  L I  S T ( " F A C T O R /  F A C T O R ? )  ;  
n o  F  =  0  B Y  1 0  T O  1 8 0  :  
f  R G O U F N C Y  = F R i : Q U E N C  Y  +  I  0  .  :  
C U T  P A G F  F O r r ( «  F R e : Q U ( £ N C Y  -  • ,FRfr; Q U F N C Y  .  •  H Z * )  (  A  (  1  7  )  .  F  (  3  »  ,  A  (  3  )  )  
P U T  S K I P  L I S K '  I N T E R V A L  I N P U T  O U T  P U  7  O E L A Y l  0 L L A Y 2  D c L A Y 3  D £ L A Y 4 « >  
; ) 0  1 = 1  T O  1 0 0  ;  
F  I L  T E R  I N = S I N ( T w O * P I f F R E Q U n N C Y *  I * T  )  :  
S U M - F I L  T E R  I N + F A C  Î  0 R 7 t O E L A Y (  1  ) + F A C T 0 R 6 4 D E L A Y ( 2 ) + 0 E L A Y ( 3 ) • F A C T O R S  
• • O E L A Y l  4  )  + F A C  T O R  4 ;  
F  X L  T L R O U T = . ' ; U M # F  A C T O R  1  I  D E L  A Y (  2 )  •  F  A  C  T O R  2  +  D h L A  Y  (  4  ) * F A C  T 0 R 3  :  
P U T  S K I P  L [ S T ( I . F I L T E R I N « F I L T E R C U T , O E L A Y ) ;  
D O  J = 0  T O  ;  
D E L  A Y  i 4 - J  ) = O E L  A Y ( 3  - J  )  ;  
E N O  ;  
D E L  A Y  {  1  )  = 5 U M ;  
i-ND ; 
D E L A Y = 0 ;  
F N O ;  
E N D  t i l t e r ;  
R I I S P O N S  : P R U ( ; E D U f t E  O P T  I  O N S (  M A I N  I  ;  
/ * 
/  *  R r i H E P T  W .  V r A L S T I i O M  
/  *  N O V E V H L - R  i : i ,  1 9 / 8  
/ • >  ? N D  O R D E R  [ ) I G I T A L  ( 3 A N f ) P A S 3  F I L T E R  
/  *  F R E Q U F . N C Y  R E  S P O N S E  A N A L Y S I S .  
/ * 
O E  C L A R E  
P I  F L O A T ( 1 6 l  I N I  r I A L (  j ,  I  4  I  5  9 2 6 5 4 )  ,  
( * ? , W 1 , K , A L P H A . G A I N , S J O I , S J a 2 , T R A N S F E R , T , N 1 , N 2 , N 3 , N 4 , 0 1 , 0 2 , 0 3 , 0 4 ,  
M A G  ,  I - A C T O R  ,  A N G L  E l  ,  A N G L E 2  ,  A N G L E 3  ,  A N G L E 4  ,  O N E  ,  T W O  )  P L  O A T  (  1 6 ) ,  
*/ 
*/ 
*/ 
•/ 
*/ 
( P O L E l , P O L E 2 , P O L E 3 , P O L E 4 , F R E O )  F L O A T ( 1 6 )  C O M P L E X ,  
( U P P E R , L O W E R , F , R A T E )  F I X E O :  
G f :  T  I  I  S  T (  U P P E R ,  L O W E R  ,  R A T E  >  ;  
P U T  S K I P  L I  S T  ( ' U P P E R  C U T O F F  F R E Q U E N C Y  = '  , U P P E R , »  H E R T  Z '  )  :  
P U T  S K I P  L I  S T  ( « L O W E R  C U T  O F F  F R E Q U E N C Y  = ' , L O W E R H E R T Z • )  ;  
0 N E = 1 . ;  
T w o  = 2 . ;  
w;?-=Two*upPER*Pi ; 
P U T  S K I P  L I  S T  (  •  W 2 =  '  ,  W 2  ,  •  R A O  Ï  A N S / S r _ C  O N O  '  )  ;  
W 1  : = T  W O *  L O W E  R * P I  ;  
P U T  S K I P  L I  S T . (  •  W l ~  •  ,  W l  ,  •  R A D I  A N S / S E C O N O '  )  ;  
T  - f ) N E /  (  T W O *  R A T E  )  :  
P U T  S K I P  L I  S T  I  •  T = '  ,  T  ,  •  S E C O N D S . '  )  ;  
A L F > H A  =  C O S ( ( W 2 ^ W 1 ) * T / T W O ) / C O S ( { W 2 - W 1 ) * T / T W O ) ;  
P U T  S K I P  L I  S T ( •  A L P H A S »  « A L P H A  )  ;  
K  : O N E / T  A N ( (  W 2 - W 1 ) *  r / T W O )  :  
P U T  S K I P  L I  S T  I  •  K = «  , K )  ;  
G A  I  N : :  (  K  * * 2 -  S O ' i T  (  T  W O  )  * K  f  O N E  )  ;  
P U T  S K I P  L I  S T t  • G A  I  N = •  , G A  I N )  ;  
F A C  T O R  =  K * * 2  * ( A L P H A * * 2 - O N E )  :  
P O T  S K I P  L I  S T ( • F A C T O R = »  , F A C T O R )  ;  
M A G  =  S O R  T (  S O F i T  ( K  * * 4 *  (  A L P H A  * * 2 - O N E  ) *  * 2  +  0 N E  )  )  ;  
P U T  S K I P  L I  S T ( •  M A G = •  , M A G )  ;  
A N G L E  I  -  A T  A N ( - O N  E . F A C  T O R )  / T W O  ;  
P U T  S K I P  L I  S T ( '  A N G L E  1  = '  ,  A N G L  I E  I  )  :  
A N G L E  2 - - :  A N G L  E  I  » P  I  :  
P U T  S K I P  L I  S T  ( ' A N G L E  2  ^  ,  A  N G L . I E  2  )  ;  
A N G L E  3 "  A T  A N  (  O N E  ,  F  A C  T  O R  )  /  T  W O  ;  
P U T  S K I P  L I  S T (  « A N G L E S  = « , A N G L i £ 3 ) ;  
A N G L E  4  =  A N G L E  3  •  P  I  ;  
P U T  S K I P  L  I  5 T <  '  A N G L E 4  =  •  .  A  N G l . i Z A  )  ;  
P O L E  I  = ( : O M P L E X (  S O R T  (  T  W G )  *  (  (  A L P H A * K f  M A G  * C  O S  (  A N G L E  1  )  J  • (  S O R T  ( T  WO ) *K-ONE ) » 
M A G *  S  I N  (  A N G J . E  I  )  )  /  (  G  A  I  N  •  T  W O  »  ,  S  O R  T  (  T  W  O  )  «  {  -  (  A L  P H A  *  K  4 - M A G  * C  C S  (  A N G L E  I  )  )  f  
(  S O R T  (  T W O  )  • K - O N E  )  • M A G *  S I N (  / u W G L E l  )  ) / ( G A l N * T W O )  )  :  
P U T  S K I P  L  I  S T  (  '  P O L E  I  ~  ,  R E  A L  P O L  E  I  )  t  '  J  '  t  I  M  A  G  (  P O L  E  1  )  )  ;  
P 0 L E 2  =  ( : 0 M F t .  E X  ( S O R T  (  T W O  I *  (  (  A L  P H A  *  K  +  M  A G  * C  O S  (  A N G L E  2  )  )  • (  S Q R  T  ( T W O  i* K - O N E  i 
+  M A G * S  I N (  A N G . L  E 2  )  )  /  (  G A  I  N * T W O  )  ,  S O R T  (  T  W O )  •  (  -  (  A L P H A * K * - M A G * C 0 5  (  A N G L E 2  )  )  +  
(  S O R T  ( T W O )  • K - O N E  )  * M A G 4 ' S  I N (  / V N G L E 2  )  ) / ( G A I N « T W O )  )  :  
P U T  S K I P  L I S T ( ' P J L E 2  ,  R E  A L  ;  P O L  E 2  )  ,  •  J  •  ,  I  M A G  (  P O L  E 2  )  )  ;  
P n L E 3  =  C U M P L  E X (  S O R T  (  T  W O  )  «  (  (  A L  P H  A *  K 4 - M A G  * C  O S  (  A N G L E  3  )  )  •  (  S Û R  T  (  T W O  )  • K - O N E  )  
- M A G * S  I N C  A N G L E  3  I  ) / ( G A I N  +  T W O ) , S Q R T ( T W O ) * ( A L P H A  +  K K M A G  +  C O S ( A N G L E 3 >  +  
( S O R T ( T W O ) * K - I . ) » M A G ^ S I N ( A N G L E 3 ) ) / ( G A I N * T W O ) ) :  
P U T  S K I P  l . I  S T  (  '  P O L  [ 3  = - •  ,  R E A L  <  P O L E 3  )  ,  •  J  •  .  I  M A G  (  P O L  E 3  )  )  ;  
P 0 L E 4 - C 0 M P L E X ( S O R T ( T W O ) * (  ( A L P H A * K  +  M A G * C O S ( A N G L E 4 )  ) • (  S O R T ( T  W O  )  • K - O N E )  
- M A G ' k  S I  N (  A N G L E 4  )  )  /  (  G A I  N + T W ( ] )  ,  S Q R  T  (  T  W O  )  •  (  A L P H A ^ K  f M A G 4 C a S (  A N G L E 4  )  +  
(  S O R T  ( T W O  )  • K - O N E  )  • M A G * 5 I N (  , \ N G L E 4 )  ) /  ( G A I N ^ T W O )  )  :  
P U T  S K I P  L I  S T  (  '  P O L E  4  -  •  »  H E A L  (  P 0 L E 4  )  t  '  J  '  .  I  M A G (  P O L  E 4  )  )  ;  
PUT PAGE; 
D O  F  =  S  T O  ( R A I E - S )  B Y  5 :  
F  R f : Q =  C O M P L E X  (  C O S  (  T  W O ^ P  I  • F ^  T )  .  S I N (  T  W  0 *  P  I  • F  • !  )  )  ;  
N 1 - S O R T ( <  O N F - R E A L ( F R E O )  ) • • ^ K  I  M A G ( F R C O )  ) * * 2 )  ;  
N 2 ~ S Q R T (  (  - O N E - R E  A L  ( F R E Q  )  )  * ' » 2 f  (  I M A G (  F R E O  )  )  * * 2 )  :  
N 3 - N 2 ;  
N4-NI; 
0 1  -  S O R T  (  (  (  R F : A L (  P O L c  I  ) -  R E A L  (  F R E Q  )  ) * * 2 )  I  M  A G  ( P O L E  I  ) -  I  M  A  G (  F R  E Q  )  )  •  ^2  )  ;  
[ ) 2  =  S O R T (  (  ( R E i A L (  P O L E 2  ) - R E A L  ( F R E O )  )  • • S )  f  (  I M A G ( P 0 L e 2 )  -  I  M A G (  F R E Q )  )  • • 2  )  ;  
r > 3  =  S O R T  (  (  (  R E A L  ( P O L  E 3 ) - R E A l _  ( F R E O )  )  • •  2  )  f  (  I M A G (  P O L  e 3 ) - I M A G  ( F R E Q )  )  • • 2  )  :  
0 4 - S O R T ( (  ( R E A L ( P O L E 4 )  R E A L  ( F R E Q )  ) ^  +  2 ) f (  I M A G ( P 0 L E 4 ) - I M A G ( F R E Q )  ) * * 2  )  ;  
T R A N S F E R - N I  i ' N 2 * N : i  * N ' i / (  { )  1  •  D  2  +  D  3  * D  4  t G  A  I  N  )  :  
T R A N S F E R - 2 0 . .  • L O G l  0  (  T R A N S F E R  )  :  
P U T  S K I P  t o i l  ( F  . T R A N S F E R )  (  I - (  . 1  )  ,  X  (  5  )  ,  F  (  I  2  ,  4  )  )  ;  
F N D  ;  
E N D  R E S P O N S ;  
vO 
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APPENDIX 2: HARDWARE MULTIPLIER DESCRIPTION 
General Description 
The digital multiplier board provides high speed multiplication and 
product accumulation functions for any 8 bit microprocessor system 
configured around the Intel MULTIBUS (7) . The board function requires 
fourteen memory locations and can be memory mapped into any 16 location 
memory block which is bounded by low order address digits of 0 and 7 . 
Circuit Description 
The digital multiplier is configured around the TRW TDCIOIOJ 
multiplier-accumulator integrated circuit. The TDCIOIOJ contains two 16 
bit input registers and a 35 bit accumulator/output buffer. The accumu­
lator can be pre-loaded through the output buffer with any 35 bit two's 
complement or unsigned magnitude operand. The TDCIOIOJ is capable of 
multiplying V.-io 16 bit two's complément or unsigned magnitude operands 
and, if desired, adding the product to or subtracting the product from 
the accumulator, typically in 115 nanoseconds. It is possible to round 
off the lower order 16 bits of the accumulator value, if desired. The 
circuit diagram of the digital multiplier board is shoi^n in Figure 20. 
The digital multiplier board is selected by the 12 highest order 
address lines of the I-rjLTIBUS. Each of these address lines is fed into 
one input cf an exclusive NOR gate. The other exclusive NOR input is 
pulled high by a pull-up resistor while a switch is available to pull the 
input low. irnen the switch is open a high address signal is will cause 
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Figure 20. Hardware multiplier schematic diagram 
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the exclusive NOR gate output to go low. In like manner, when the switch is 
closed, an active low address signal will cause a high output on the 
exclusive NOR gate and a high address signal will cause a low exclusive 
NOR gate output. 
The twelve exclusive NOR gates are connected in a wired-OR configura­
tion. The digital multiplier board is then selected when the twelve high 
order address line bits correspond to the appropriate switch positions 
causing all twelve exclusive NOR gates to be in the high output state. 
Since these gates are in a wired-OR configuration, the wired-OR output is 
high. This high wired-OR output is inverted and selects the 74154 low 
order address decoder, enables the two 8226 bi-directional inverting 
data bus drivers, and activates the XACK/ and AACK/ bus drivers. 
The 12 high order address lines select the digital multiplier board 
function and the 4 lower order address lines select the proper data and 
control memory locations of the board. These memory locations are shown 
-» —» TT ^ r-y » < o ' /* f 
Intel 8255 programmable peripheral interface chips (8) are used as 
data buffers between the MULTIBUS and the TDCIOIOJ. Three 8255t. are 
operated in Mode 1 (the basic input/output mode). Since, in this con­
figuration, the digital multiplier board is interfaced with an 8 bit CPU, 
the data and control bytes are loaded in the 8255s 8 bits at a time. when 
the appropriate data and control bytes are loaded into the 8255s, the 
data and control bytes are transferred from the 8255 parallel output ports 
to the TDCIOIOJ when the appropriate clock signals are applied to the 
TDCIOIOJ. 
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Mnemonic 
XLO 
XHI 
YPLOl 
YPL02 
PHIl 
PHI 2 
PX 
TSRCON 
MULCON 
LDMULT 
LDPROD 
CONTl 
C0NT2 
C0NT3 
Location 
XXXO, 
H 
XXXI 
H 
XXX2 
H 
XXX3, 
XXX4 
H 
XXX5 
H 
XXX6 
H 
XXX7 
H 
XXX8 
H 
XXX9^  
XXXA^ 
XXXB.. 
m 
xxxc 
H 
XXXD 
Function 
Low order multiplier byte 
High order multiplier byte 
Low order multiplicand byte/low 
order byte of low order product word 
High order multiplicand byte / 
high order byte of low oraer product 
wo rd 
Low order byte of high order product 
word 
High order byte of high order product 
word 
Extended product byte 
TDCIOIOJ buffer mode control register 
TDCIOIOJ mode control register 
Multiplication initiation control 
Product/accumulator preload control 
A Buffer control register 
B Buffer control register 
H 
C Buffer contr wx i eg, a g i s :  
Note: X's in the location address indicates a hardware swi 
value. 
Figure 21, Multiplier memory locations 
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When the LDMULT memory location on the digital multiplier board is 
written to or read from, a control sequence is started that transfers the 
X and Y input data from the 8255 parallel ports into TDCIOIOJ, multiplies 
these input values, and loads the product value from the TDCIOIOJ accumu­
lator into the TDCIOIOJ output buffers. This control sequence is gen­
erated by a moebius or Johnson counter whose clock input is the CCLK/ 
constant clock signal from the MULTIBUS. A timing diagram of this 
sequence is shown in Figure 22. Note that the various TDCIOIOJ functions 
are activated by the rising edges of the appropriate clock signals (CLKX, 
CLKY, CLKF). The counter is designed to halt after the CLKP signal has 
gone low and to reset when the digital multiplier board is deselected. 
The control sequence allows sufficient time for the input operands to be 
properly loaded and the multiplication to be perfonried before the product 
value is shifted to the TDCIOIOJ output buffers. In addition, the control 
sequence will be complete within one machine cycle so that the system CPU 
will not enter any wait states before proceeding. 
The rising CLKP signal necessary to pre-load the TDCIOIOJ accumulator 
is obtained by inverting the 74154 active low signal which is generated 
when the LDPROD memory location is written to or read from. 
Data are passed to and from the MULTIBUS through two Intel 8226 
bi-directional inverting data bus drivers. The outputs from the 8226s 
are in the high impedance state until the digital multiplier board is 
selected, vrnen the board is selected, the data are normally input from the 
MULTIBUS. When MRDC/ is active low, data are output from the 8226s to the 
MULTIBUS. 
CI.KX 
CI.KY 
C l . K l '  
n 
J 
F i p , t i r c  M u l t i p l i e r  H c ' ( ( u c n c c  t i n i i n ; ;  f l i n g r n m  
7^  A 
i y J r 
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When the digital multiplier board is selected, the XACK/ and AACK/ 
buffers are connected to their appropriate lines on the ^lULTIBUS. These 
signals gc activa le.; when any cf the digital •multiplier board addresses 
are accessed. These two signals inform the system CPU that the address 
lines will be stable when the MRDC/ or MTvTC/ signals are applied. 
Operation 
When power is applied to the digital multiplier board, the parallel 
ports and TDCIOIOJ data and control ports are configured as inputs. The 
initial step in the operation of the digital multiplier board is to set 
the 8255s to Mode 1 and to configure the parallel ports as outputs. This 
is done by writing 80^ to the three 8255 control registers (CONTl, C0NT2, 
C0NT3). 
Next, the TDCIOIOJ output buffers are configured as appropriate by 
writing to the control register TSRCON. Figure 23 shows the format of 
The TDCIOIOJ operation options are selected by writing an appropriate 
control word to the multiplier control register MULCON. Figure 24 shows 
the format cf the >!ULCON multiplier control register. 
To multiply two 16 bit two's c om.pl em en t operands and read the product, 
00„ is placed in TSRCON and 01.^ in Ml'LCON. These control words set the 
n * n 
TDCIOIOJ output buffers to the high impedance state and direct the 
TDCIOIOJ to treat the onerands as two's complement values. The two's 
1 0 7  
Active 
lai. 
High-z 
Tc\i /^ccive 
High-z 
TSX 
High-z 
TSL T.ow Order Accumulator Word P.egister 
TSM - High Order Accumulator Word Register 
TSX - Extended Accumula tor 3 Bit Register 
Figure 23. TSRCON control register 
I I I  I  I  I  I  I  
iwo s 
Co~Dlament 
Accumulator = 1 
Pre 
Subtract = 1 
iùaa Accumulator = i 
/iL c on L.ro L 
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value written to or read from the LDMULT memory location transfers the 
input values to the TDCIOIOJ, initiates the multiplication, and moves the 
product value from the TDCIOIOJ accumulator to the output buffers. Next, 
four of the 8255 parallel ports are reconfigured as inputs by placing 89^ 
and 9B^ into the 8255 control registers CONTl and C0NT2. (Note that when 
the 8255 control registers are altered, the parallel port buffers are 
cleared.) The TDCIOIOJ output control registers are then placed on the 
appropriate pins by placing 03 into TSRCON. Finally, the product value 
can be read from memory locations YPLO, YPHI, PLC, PHI and PX. 
Other operation options may be selected by writing the appropriate 
values into MULCON. These options are two's complement or unsigned 
magnitude operands, adding or subtracting the product to or from the 
value in the TDCIOIOJ accumulator, and rounding the product off to the 
seventeenth bit. 
To pre-load a value into the TDCIOIOJ accumulator the following steps 
a-ro oh.Qerved. Tuitldlize the 8255 parallel ports as outlined before. 
Then configure the TDCIOIOJ output buffers as inputs by writing 03^ into 
TSRCON and 10,, into î-IULCGN. Write the data to be pre-loaded into YPLO, 
YPHI, PLC, PHI, and, if desired, PX. Finally, read or write any value to 
LDPROD. The TDCIOIOJ accumulator is now preloaded. 
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APPENDIX 3: FILTER SYSTEM PROGRAM LISTING 
ISIS-II 8080/8085 MACRO ASSEMBLER, V2.0 
RTI-1200 LOCATIONS 
ADDA PAGE 1 
LGC OBJ SEO £iOURCE STATEMENT 
EPF F 
EFFE 
EFFD 
EFFC 
1 
2 
3 
4 
5 
6 
7 
a 
9 
10 
11 
1 2  
13 
14 
15 
16 
1.7 
18 
1.9 
20 
21 
22 
23 
*$****^#*******************%***********$*****$******* 
** 
** BAND PASS DIGITAL FILTER ** 
til INITIALIZATION ROUTINE ** 
A/D-D/A BOARD FUNCTION ADDRESSES ** 
*)jc ** 
******%#**********$**$$*$**%*$*$$******************** 
*%****^**$*****************%******$**************$*** 
VERSION if JANUARY 1979 
AD CHI 
ALCLO 
EiTATUS 
NAME 
PUBLIC 
PUBLIC 
PUBLIC 
lEQU 
EQU 
EQU 
EQU 
ADDA 
CRDSEL,ADCHIyADCLO,STATUS,CNVCMD 
MUXADR,GNSEL yADC8,SETUP,DRIVE 
DACIHI ,rjAClL0,DAC2HI, DAC2LQ 
OEFFFH 
OEFFEH 
OEFFDH 
OEFFCH 
[SI.5-ir 8080/8085 MACRO ABÎÎEMBI.ERf U2»0 
RTI.- 1200 LOCATIONS 
LOG fJBJ SI-:Q SOURCE STATEMENT 
EFFB 
EPF A 
EFF9 
EFF8 
EFF7 
FFF6 
EFF5 
EFF4 
EF F3 
EFFO 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
CNVCMD 
MUXADR 
GNSEL 
ADCa 
DACIHI 
DACILO 
DAC2HI 
DAC2L0 
IIRXUE 
SETUP 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
END 
OEFFBH 
OEFFAH 
0EFF9H 
0EFF8H 
0EFF7H 
0EFF6H 
0EFF5H 
0EFF4H 
0EFF3H 
OEFFOH 
ASSEMBLY COMPLETE/ NO ERRORS 
ADDA PAGE 
ISIS-1j; 0080/8005 MACRO A£îSt£MBL.I£Rr V2.0 
MULTIPLIER LOCATIONS 
MULT PAGE 1 
LOG OHJ SEQ SOURCE STATEMENT 
F400 
F402 
F403 
1 
2 
3 
4 
5 
6 
7 
a 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
%**$*%*****&***$**$*$*****%**$********$$***$*%******* 
%****%*****************$*$&$**********$$$******$***** 
BAND PASS DIGITAL FILTER ** 
Xt». INITIALIZATION ROUTINE ** 
** MULTIPLIER BOARD ADDRESSES ** 
** 
%****#***********$********&*#*****$******$***&******* 
*****%**$******$*$********&************.******&******* 
NAME 
PUBLIC 
PUBLIC 
VERSION It MARCH 27r 1979 
MULT 
XrYPLO,PHI,PX,PROD,TSRCONrMULCON 
C0NTl,C0NT2rC0NT3,ADAPT,LDMULTpLDPROD 
t 
r 
f 
T 
f 
X 
YPL G 
PROD 
EQU 
EOU 
EQU 
0F400H 
0F402H 
0F403H 
ISIS-II 8080/8085 MACRO ASSEMBLER, V2,0 
MULTIPLIER LOCATIONS 
LOG OBJ SEQ SOURCE STATEMENT 
1 404 24 PHI EQU 0F4O4H 
F-406 25 PX EQU 0F406H 
F 407 26 TSRCON EQU 0r407H 
F 4 08 27 MULCON EQU 0F408H 
F409 28 LDMULT EOU 0F409H 
F40A 29 LDPROD EOU OF40AH 
F408 30 CONTl EQU 0F40BH 
F 4 OC 31 CQNT2 EQU 0F40CH 
F40D 32 C.QNT3 EQU 0F40DH 
F40F 33 ADAPT EQU OF4OFH 
34 r  
35 f  
36 r  
37 i  
33 
39 END 
ASSEMBLY COMPLETE:y NO ERRORS 
MULT PAGE 
IGIS-II 8080/8085 MACRO ASSEMBLERr V2.0 0RD4TH PAGE 1 
(-ILTER PARAMETERS 
I.OC OBJ SEQ SOURCE STATEMENT 
1 
2 
3 
4 
b 
6 
7 
8 
9 
10 
11  
12 NAME 0RD4TH 
13 PUBLIC FACTl 
14 PUBLIC WGHTl, 
15 f 
16 f 
17 DSEG 
0000 FBFF 18 WGHTl: DW OFFFBH 
0002 5EFE 19 WGHT21 DW 0FE5EH 
0004 FCFF 20 WGHT3: DW OFFFCH 
0006 4FFF 21 UGHT4t DW 0FF4FH 
0008 0400 22 WGHT5: DW 0004H 
OOOA F9FF 23 WGHT61 DW 0FFF9H 
********************&*******$*********************#** 
** BAND PASS DIGITAL FILTER ** 
** FOURTH ORDER WEIGHT VALUES ** 
** ** 
******$$*********$**%****$*****$$$*********$**$****** 
*****$**************#$*********$**$***************#** 
VERSION 3 r  JUNE 2r 1979 
5rFACT6/FACT7 
"t:; _ MfiUT >; . l.lfiUT-V 
ISIS-[I 8080/8085 MACRO ASSEMBLER^ V2 
FILTER PARAMETERS 
LOG OBJ 
OOOC 0400 
0002 
0002 
0002 
0002 
0002 
0002 
0002 
SEQ SOURCE 
24 WGHT7: DW 
25 FACTi; ns 
26 FACT2t DS 
27 FACT3Î US 
28 F ACT4: US 
29 FACT51 DS 
30 FACT6: DS 
31 
"Ji o 
FACT?: DS 
33 
f 
END 
ASSEMBLY COMPLETE, NO ERRORS 
0 0RII4TH PAGE 
STATEMENT 
0004H 
isis-11 aoao/aoajj macro assemblet^* vz.o 
FILTER VARIABLES 
VALUES PAGE 1 
LOC OBJ SEQ SOURCE STATEMENT 
3 
4 
5 
6 
7 
8 
9 
10 
1 1  
12 
13 
14 
15 
16 
17 
1 8  
19 
20 
2 1  
22 
23 
** ** 
** BAND PASS DIGITAL FILTER ** 
*». SYSTEM VARIABLES ** 
**. ** 
*******%********************************************* 
NAME 
PUBLIC 
PUBLIC 
PUBLIC 
PUBLIC 
VERSION Af JUNE 7t 1979 
VALUES 
DELAYl,DELAY2,DELAY3rDELAY4,DELAYS 
NXTSTP,THRESHr PEAK,LEFT,RIGHT 
COUNT,NODE,BRANCH,VAFTlrVAFT2rVAFT3 
NOWNOD,SCALE,SCAL ER 
h-» 
H-" 
O 
IlSEG 
ISIS-IL 8080/8085 MACRO ASSEMBLER Y V2^0 VALUES PAGE 
FILTER VARIABLES 
LOC OBJ SEQ SI3URCE STATEMENT 
000? 24 DELAY1T OS 2 
0002 25 DI:.LAY2: :cjs 2 
0002 26 DELAY3; :js 2 
0002 27 DELAY41 :js 2 
0002 28 DELAY5: OS 2 
0002 29 LEFT: OS 2 
0002 liO RIGHT: us 2 
0002 31 PEAK: DS 2 
0002 32 THRESH: OS 2 
0002 33 SCALER: DS 2 
0002 34 NXTSTP: OS 2 
0001 35 NOWNOD: DS 1 
0001 36 SCALE: LIS 1 
0001 37 COUNT: MS 1 
0001 38 NODE: DS 1 
0001 39 BRANCH: DS 1 
0001 40 VAFT1: DS 1 
0001 41 VAET2: DS 1 
0001 42 VAFT3: DS 1 
43 ? 
44 J 
45 f 
46 
47 END 
ASSEMIILY COMPLETE R NO ERRORS 
ISIEi-II 8080/H085 MACRO ASS[:MDLE.(<, V2»0 
LOOK-UP TABLES 
LOOKUP PAGE 1 
LOC O B J  S E Q  SOURCE STATEMENT 
4 
'i 
6 
7 
B 
9 
10 
11. 
12 
17, 
14 
15 
16 
17 
IB 
19 
20 
21 
oo 
** 
BAND PASS DIGITAL FILTER ** 
ADAPTIVE ROUTINE LOOK-UP TABLES ** 
** 
NAME 
VERSION 4y JUNE 8f 1979 
LOOKUP 
BRANCH TABLE - THIS TABLE CONTAINS THE 
LOW ORDER ADDRESS LOCATIONS FOR T H E  
BINARY TREE STRUCTURES. 
PUBLIC B40,F140,F240;F340,S40rT40 
»t* 
00 
I SIS-11 8000/8085 MACRO AEISEMBLEFlr V2 
LOOK-UP TABLES 
LOG OBJ 
6030 
6030 FFFF 
6032 FFFF 
6034 FFFF 
6036 0000 
6038 3C36 
603A FFFF 
603C 3E3A 
603E FFFF 
6040 0000 
6042 4C38 
6044 FFFF 
6046 4844 
6048 FFFF 
604A 0000 
604C 5046 
604E FFFF 
6050 524E 
6052 FFFF 
6054 0000 
6056 6A42 
6058 FFFF 
605A 5C58 
605C FFFF 
SEQ SOURCE 
24 ORG 
25 r 
26 f  
27 B4 0Î nu 
28 B50; [lU 
29 B60: nw 
30 B70Î [iW 
31 B80: IHJ 
32 B90: DU 
0 LOOKUP' PACE 2 
STATEMENT 
6030H 
OFFFFH 
OFFFFHf OFFFFH,OH/363CH r OFFFFH 
3A3EH,OFFFFH,OHf384CHrOFFFFH 
4448H,OFFFFH,OH,4650H,OFFFFH 
4E52H r OFFFFH r OH f 426AH,OFFFFH 
585CHf OFFFFH,OH,5A64H,OFFFFH 
;[SIS-I [ 8080/8085 MACRO ASSEMBLER, V2.0 
LOOK-UI^ TABLES 
LOOKUP PAGE 3 
L fJC  OBJ  SEQ SOURCE STATEMENT 
605E 
6060 
6062 
6064 
6066 
6068 
606A 
606C 
606E 
6070 
6072 
6074 
60 76 
6078 
607A 
607C 
607E 
6030 
6032 
6084 
6036 
6088 
608A 
608C 
608E 
6090 
0000 
645A 
(-FEE 
6662 
EE EE 
0000 
7460 
EE EE 
706C 
EEEE 
0000 
7A6E 
EEEE 
0000 
7C76 
EEEE 
0000 
A856 
EEEE 
8682 
EEEE 
0000 
BE84 
EEEE 
908C 
EEEE 
33 BlFfi 
35 B120Î 
36 B130Î 
DW 
34 B110Î DW 
DW 
DW 
37 B140: DW 
6266H T OEEEEHr Ollr 6074H, OEFE EH 
6C70H,OEFFFHrOHr6E7AH,OFFFFH 
OH,767CH,OFFFFH,OH,56A8H 
OFFFFH,8286H,OFFFFH,OH,848EH 
OFFFFH,8C90H,OFFFFH,OH,8A9EH 
ISIS-II 8080/8085 MACRO ASSEMBLER/ V2,0 
LOOK-UP TABLES 
LOOKUP PAGE 4 
LOG OEU SE a SOURCE STATEMENT 
6092 0000 
6094 9E8A 
6096 FFFF 38 B1501 t u  
6098 9A96 
609A FFFF 
609C 0000 
609E A 29 8 
60A0 FFFF 39 B160; EU 
60A2 A4A0 
60A4 FFFF 
60A6 0000 
60A8 BC94 
60AA FFFF 40 B1701 DU 
60AC AEAA 
60AE FFFF 
60B0 0000 
60B2 B6AC 
60B4 FFFF 41 Biao: nu 
60B6 B8B4 
60B8 FFFF 
60 BA 0000 
60BC C682 
60BE FFFF 42 B190t nu 
60C0 C2BE 
60C2 FFFF 
60 C 4 0000 
OFFFFHr969AH,OFFFPHrOHr98A2H 
OFFFFHr0A0A4HIOFFFFH^OHr94BCH 
OFFFFH,OAAAEHrOFFFFH,OH,0ACB6H 
OFFFFH,0B4B8HK0FPFFH,OH,0U2C6H 
OFFFFH , 0BEC2H OFFFFH, OH, 0C0C8H 
[SIS-II 8080/0085 MACRO ASSEMBLE y V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 
LOG OBJ SEQ SOURCE STATEMENT 
60 G 6 
60G0 
60 G A 
60CG 
60CE 
COCO 
FFFF 
FFFF 
0000 
FFFF 
612i: 
6121: 
6130 
6132 
6134 
6136 
6130 
613A 
613C 
613(1 
9903 
9403 
0E03 
8603 
7E03 
7403 
6 AO 3 
5E03 
5103 
43 B200.* 
44 
45 
46 
47 
48 
49 
50 
51 
52 
53 
54 
r  
f 
î 
T 
f ** 
îKc* 
T 
f 
56 F140Î 
57 F150Î 
58 FléOt 
DW OFFFFH,OFFFFH,OHfOFFFFH 
VFATI TABLE - THIS TABLE CONTAINS THE 
THE APPf<OPRIATE FILTER FACTOR 1 WEIGHT 
VALUES TO BE USED IN THE ADAPTIVE 
ROUTINE» 
ORG 612EH 
DW 0399Hr0394H 
DW 038EHr0386H,037EH,0374Hr036AH 
N) 
hO 
DW 035EH,0351H,0343H,0335H,0325H 
ISIS-II 8080/808 
LOOK-UP TAIÏLES 
LOG OBJ 
6140 4303 
6142 3503 
6144 2503 
61 46 1403 
6148 0203 
614A EF02 
614C DC02 
6145 C702 
6150 B202 
6152 9C02 
6154 8402 
6156 6002 
6158 5402 
615A 3B02 
615C 2002 
615E 0602 
6160 EAOl 
6162 CIEOl 
6164 B201 
6166 9501 
6168 7701 
616A 5901 
616C 3B01 
616L ICOl 
6170 FBOO 
6172 DDOO 
MACRO ASSE:MBLER, V2 
SEC) SOURCE 
59 F1701 IlW 
60 F180: JJW 
61 F1901 IJW 
62 F1100: IJW 
6:5 F LI 10: aw 
0 LOOKUP PAGE 6 
STATEMENT 
0314Hy 0302H ,02F.FH, 02DCH t 02C7H 
02B2Hr029CHf02a4Hf026DHf0254H 
023BH y0220H,0206Hr OlEAH,01CEH 
01B2H,0195H,0177H,0159H,013BH 
OllCH,OOF DH f OODDH,OOBDH r 009DH 
ISIS-II 8000/8085 MACRO ASSE.MBLEF:, V2.0 
LOOK-UP TABLES 
LOOKUP^ PAGE 7 
LOG OBJ SEQ SOURCE 
6174 BDOO 
6176 9D00 
6178 7D00 64 F1120t IlW 
61 7A 5B00 
61 7C 3C00 
617E ICOO 
6180 FBFF 
6182 DAFF 65 F1130Î IlU 
6184 BAFF 
61 86 99FF 
6188 79FF 
618A 59FF 
618C 39FF 66 F11401 IlW 
618E 19FF 
6190 F9FE 
6192 DAFE 
6194 BBFE 
6196 9 BEE 67 F11501 BW 
6198 7FFE 
619A 61FE 
619C 44FE 
619E 28FE 
61 AO OCFI-: 68 F11601 )jW 
61A2 FOFD 
61 A4 D6FD 
61 A6 BCFll 
STATEMENT 
007BH r 005DH y003CHr 001CM f OFFFBH 
OF F DA H » OF F B A H / OF F 9 9 H f OF F 7 9 H r OF F 5 9 H 
0 F F 3 9 H T 0 F F19 H r 0 F E F 9 H f 0 F E D A H r 0 F E B B H 
0FE9DH,0FE7FH r0FE61H,OFE44HrOFE28H 
OFEOCH7OFDFOH r 0FDD6H,OFDBCH,0FDA2H 
ISITi-II 8080/H085 MACRO ASSIEHBLERr V2,0 LOOKUP PAGE 8 
LOOK-UP TABLES 
LOC OBJ SEQ SOURCE STATEMENT 
61.A8 A2FD 
61 AA 8AFD 69 F1170Î liw 0 F D 8 A H f 0 F D 7 2 H r 0 F D 5 B H r 0 F D 4 Î.'. H r 0 F D 2 F H 
61.AC 72Flj 
61 AE 5BFD 
61 BO 4JiFlj 
61B2 2FFi;i 
61 B4 IBFB 70 F1.180Î liiW 0FDlBH,0FB07Hr0FCF5H,0FCE3H,0FCD2H 
61 B6 07Flj 
61 B8 F%FC 
61 BA E3FC 
61 BC D2FC 
61 BE C2FC 71 F1190t liia 0FCC2H F0FCB4H y0FCA6H,0FC99H,0FC8EH 
61 CO B4FC 
61 C2 A6FC 
61 C4 99FC 
61C6 8EFC 
61 ca 8;5FC 72 F1200t DW OFC83H,OFC79H,OFC71H,OFC6AH,OFC64H 
61CA 79FC 
61 CC 71FC 
61 CE 6 AFC 
61D0 64FC 
61D2 5FFC 77) F1210: DW 0FC5FH 
74 r 
75 r 
76 ;** VAFT2 TABLE - THIS TABLE CONTAINS ALL >X* 
77 OF THE FACT2 WEIGHT VALUES USEB BY THE ** 
ISIS-[I 8080/8085 MACRO ASSEMBLER y V2»0 LOOKUP PAGE 9 
LOOK-UP TABLES 
LOG OBJ SEQ SOURCE STATEMENT 
78 ADAPTIVE ROUTINE. ** 
79 Î 
80 r  
6221: 81 ORG 622EH 
82 i 
622E ICFB 83 F240: liW 0FB1CH,0FB25H 
6230 25FB 
6232 30FB 84 F250: BW 0FB30H,0FB3DH,0FB4CH,0FB5DH,0FB6FH 
6234 3DFB 
6236 4CFB 
6233 SDFB 
623A 6FFB 
623C 83FB 85 F2601 UW OFB83H,OFB99HfOFBBOH,OFBC8H,OFBElH 
623E 99FB 
6240 BOFB 
6242 C8FB 
624 4 EIFB 
6246 FBFB 86 F270: DW OFDFBHrOFC17HfOFC33H,OFC4FH,OFC6CH 
6249 17FC 
624A 33FC 
624C 4FFC 
624E 6CFC 
6250 8AFC 87 F280Î DU OFC8AH,OFCA8H,OFCC5H,OFCE3H,OFBOAH 
6252 A8FC 
6254 C5FC 
6256 E3FC 
I31S-J.I 8080/8085 MACRO ASSEMBLER, V2.0 
LÛUK-UP TABLES 
LOOKUP PAGE 10 
LOG OBJ SEQ SOURCE STATEMENT 
6258 
625A 
625C 
625(1 
6260 
626:Î 
6 2 6 - 1  
6266 
6268 
626A 
626C 
62àl: 
6270 
627^ 
6274 
6276 
6278 
627A 
627C 
6271: 
6280 
628'.: 
6284 
6286 
6288 
628A 
OAFD 
lEFD 
3AFD 
56FD 
71FD 
aCFD 
A5FD 
BIJFD 
D3FD 
E9FD 
FIJFD 
OFFE 
IFFE 
2EFE 
3BFE 
46FE 
4FFE 
56FE 
SAFE 
5BFE 
5EFE 
5DFF 
59FE 
54FE 
4CFE 
4 2FE 
88 F290t 
92 F2130: 
DU 
89 F21001 nu 
90 F2.110Î DU 
91 F 2120: nu 
liU 
OF DIEU, 0FII3AH , 0FD56H, 0FD7IH, 0FD8CH 
0FDA5H, OFDBDH , 0FDD3H, 0FDE9H f OFIlFDH 
OFEOFHyOFEIFH,0FE2EH,0FE3BH r OF E46H 
OFE4FHrOFE56H,OFF5AH,OFE5DHrOFE5EH 
0FE5DH,0FE59H,0FE54H,0FE4CH,0FE42H 
ISIEl-II 8080/8085 MACRO AiîSEiMBLEfif V2.0 LOOKUP PAGE 11 
LOOK-UP TABLES 
LOG obj seq source statement 
6?.8c 37fi-; 93 f 2140: liU 0fe37hf0fe29h fofelah r0fe09h ,0fdf6h 
628e 29fe 
6290 lAFF 
6292 09fe 
6294 f6fd 
6296 E2FIj 94 f 2150: bw 0fbe2h,0fdcch fofbb5h fofd9ch ,0FB82H 
6298 ccfd 
629A b:ïfd 
629c 9 ced 
629e 8 2fd 
62a0 6i3fd 95 f 2160 : bw ofb68hrofb4ch f0fd30h fofb13h rofcfsh 
62A2 4cfd 
62a4 30fd 
62a6 13fd 
62a0 F5FC 
62aa b7fc 96 f 2170: )jW ofcb7hrofcb9h .0fc9bh fofc7bh ,0fc5fh 
62ac; b9fc 
62ae 9bfc 
62b0 7dfc 
62b2 5ffc 
6 2 fm 42fc 97 f 2180: JW OFC42HrOFC25H fofcooh rOFBEBH ,0fbb2h 
62b6 25F C 
6 2 be) 08f c 
62% a eeifb 
62bc d2fb 
6 2 be b9fb 98 F 2190: QW ofbb9h,ofba1h rofbsah k0fb74h r O F B é O H  
IsIS-11 8080/8085 MACRO ASSEMBLER, V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 12 
LOG OBJ SEH SOURCE STATEMENT 
62C0 
62C2 
62C4 
62C6 
62C8 
62CA 
62CC 
62CE 
62D0 
62D2 
632E 
632E 
6330 
6332 
6334 
6336 
6338 
AlFB 
(3AI-B 
741-B 
601-B 
4D(-B 
3DFB 
2E(-B 
211-B 
161-B 
OCFB 
F CO 2 
F802 
F302 
ED 02 
3602 
DEO 2 
99 F2200: DU OFB4DH,OFB3DH,OFB2EHrOFD2 lHr0FB16H 
100 F2210: DU OFBOCH 
101 
102 
103 
104 VAFT3 TABLE - THIS TABLE CONTAINS ALL 
105 G F THE FACT3 FILTER WEIGHT VALUES FOR ** 
106 USE BY THE ADAPTIVE ROUTINE: . ** 
107 
108 
109 ORG 632EH 
110 
111 F340: DU 02FCHf02F8H 
N5 
VO 
112 F350: I.IW 02F3H f02EDH r 0236H,02DEHr 0D5H 
ISIS-XI 8080/8085 MACRO ASSEMBLERr V2.0 
LOOK-UP TADI.ES 
LOOKUP PAGE 13 
LOG OBJ SOURCE STATEMENT 
633 A D500 
633C CBO 2 113 F360Î [lW 
633IL C102 
6340 B502 
6342 A 90 2 
6344 9C02 
6346 8E02 114 F370: BW 
6348 71-02 
634A 6E02 
634C 5f-02 
634E 4E02 
6350 3 CO 2 115 F3801 BW 
6352 2 AO 2 
6354 1702 
6356 0302 
6358 EEOl 
6 35A B901 116 F390: BW 
635C C401 
6351: AEOl 
6360 9701 
6362 8001 
6364 6801 117 F3100: BW 
6366 5001 
6368 3701 
636A lEOl 
636C 0501 
02CBHr02ClHr02B5Hr02A9H,029CH 
028EH,027FH,026FH,025FH,024EH 
023CH ,02.2AHr 0217H»0203H,01EEH 
01D9H,01C4H,01AEH,0197H,0180H 
0168H,0150Hr0137H,011EH,0105H 
ISIS-CI 8080/8085 MACRO ASSEMBLERf V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 14 
LOG OBJ SEQ SOURCE 
636L EBOO 118 F31101 EiW 
6370 D200 
6372 B700 
6374 9B00 
6376 8200 
6370 6000 119 F31201 DW 
63 7 A 4 BOO 
6370 3200 
637i: 1700 
6380 F OF F 
6382 EIFF 120 F31301 IIU 
6384 C6FF 
6386 ABFF 
6380 90FF 
638A 75FF 
6380 5BFF 121 F3140: DW 
638E 4 OF F 
6390 26FF 
6392 OOF F 
6394 F3FE 
6396 B9FE 122 F31501 DW 
6390 COFE 
639A A8FE 
6390 9 OFF 
6391". 7BFE 
63A0 61FE 123 F3160: DW 
STATEMENT 
OOEBHrOOD2H,0OB7H,OO9DHrOO82H 
0068H,004DH,0032H,0017H,0FFFCH 
0FFElH,0FFC6Hr0FFABH,OFF90H,0FF75H 
0FF5BH,0FF40H,0FF26H,0FF0CH,0FEF3H 
0FED9H fOFECOHr OFEABH yOF E90H y0FE78H 
0FE61H,0FE4AHr 0FE34H,OFEIEH,0FE09H 
ISIS-II 8080/8085 MACRO ASSEMBLER, V2,0 
LOOK-UP TABLES 
LOOKUP PAGE 15 
LOG OBJ SECl SOURCE 
63 A? 4AFE 
63A4 34FE 
63 A 6 lEFE 
6 3 AO 09FE 
63 A A F5FB 124 F3170: ClW 
63AG EIFB 
63AE. CEFD 
6 3 BO BCFB 
63B2 AAFB 
63B4 99FD 125 F3iaot OU 
63B6 39FB 
63B8 79FB 
63 B A 6BFB 
63BC, 5 D F D  
6 3 BE 50FD 126 F31901 Oti 
63 CO 43FD 
63C2 38FB 
6304 2DFB 
63C6 24 F B 
63 C 8 IBFB 127 F3200 : rjW 
63CA 13FD 
63CC OCFB 
63CE 06FB 
6 3 DO OlFB 
63 B 2 F HFC 128 
o
 
LL 
ow 
STATEMENT 
0FDF5H TOFDEIH f OFDCEHyOFDBCH,OFDAAH 
0FD99H,0FDa9H f 0FD79H y0FB6BHr 0FB5DH 
OFB50H,OFD43H,OFD38HfOFB2DH,OFD24H 
OFDlBH,OFD13H,OFBOCH,OFD06HfOFD01H 
OFCFDH 
ISIS-LI 8080/8085 MACRO ASSEMBLER, V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 16 
IOC OBJ EOUF<CE STATEMENT 
6430 
6430 
64 3.2 
6434 
6436 
6438 
643A 
64 3C 
643(1 
64 40 
6442 
6444 
6446 
64 4 B 
644(1 
64 4 C 
6 4 41: 
64 50 
1000 
0000 
0100  
1000 
1000 
1000 
1400 
2000 
2400 
3000 
3400 
3COO 
4800 
4800 
4C00 
5900 
6400 
130 r  
131 r 
132 r** 
133 Î** 
134 f** 
135 f 
136 f 
137 
138 f 
139 S40: 
140 S501 
141 S60Î 
142 S70Î 
SCALER TABLE - THIS TABLE CONTAINS ALL ** 
OF THE INPUT SCALER VALUES FOR USE BY ** 
THE ADAPTIVE AND BASIC FILTER ROUTINES» ** 
ORG 
UU 
DW 
DW 
BW 
6430H 
OOlOH 
OH,0001H,0010H,0010H,0010H 
00 
CO 
0014Hr0020H,0024H,0030H,0034H 
003CHr0048Hf0048H,004CHr0058H 
143 380t DW 0064H f 0Ô7CH yOOBOH T OOBCH T0094H 
I s IS- II 8080/8081) MACRO ASSEMBLER T V2 
LOOK-UP TABLES 
L.0(; OBJ 
6 A [ , 2  7C00 
64%4 8000 
6 A [ ] 6  ecoo 
64U8 9400 
64%A 9CÔ0 
64UC A800 
64%E c:coo 
6460 BCOO 
6 4 61 1  DSOO 
6 '1 <)4 uaoo 
64 66 E400 
6468 ECOO 
6 4 6 A ECOO 
64 oC F-800 
646E F 4 00 
64/0 0001 
64/2 0001 
6474 0001 
64 76 0001 
6478 0001 
647A 0001 
647C 0001 
647E 0001 
6400 0001 
64 02 0001 
6404 0001 
SEO 
144 S90t 
145 sloo; 
146 SllOt 
147 S120t 
148 S130; 
SOURCE 
DW 
DW 
DW 
DW 
0 LOOKUP PAGE 17 
STATEMENT 
0Ô9CH f 00A8H f OOCCH,OOBCH r 00D8H 
00D8HF00E4H f OOECH r OOECH,00F8H 
00F4H,OlOOH,OlOOH,OlOOHrOlOOH 
OlOOH,OlOOH,OlOOH,OlOOH,OlOOH 
OlOOH,OlOOH,OlOOH,OlOOH,OlOOH 
IS:CEi-II 8080/808% MACRO ASSEMBLERr V2.0 
LOOK-UP TABLLS 
LOOKUP PAGE 18 
LGC; OBJ SEQ SOURCE STATEMENT 
6486 0001 
6488 0001 
64 8 A 0001 
648C 0001 149 3140 : uw 
648E 0001 
6490 0001 
6492 0001 
6494 EBOO 
6496 FOOO 150 31501 BUI 
6498 E800 
64 9 A EOOO 
64 9C CBOO 
64 9E COOO 
64A0 ElCOO 151 S1601 DW 
64A2 B400 
64A4 ACOO 
64A6 ACOO 
64A8 9C00 
64AA 8800 152 S170Î DW 
64AC 8D00 
64AE 7800 
64110 6400 
6Ah:i 6000 
64IM 5,800 153 EilBO: DW 
64B6 4C00 
64118 4000 
OlOOHfOlOOHf OlOOH t OlOOH t 00E8H 
OOFOH r OOEOHf OOEOH r 00C8HyOOCOH 
OOBCH,00B4H,OOACH,OOACHr 009CH 
0088H,008DHr 0078Hr 0064H,0060H 
0058H,004CH,0040H,0034Hr0028H 
[SIS- II 8080/808:] MACRO ASSEMBLERr V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 19 
LOC OBJ SEQ SOURCE STATEMENT 
64BA 
64 BC 
64UE 
64C0 
64C2 
64C4 
64C6 
64(:8 
65X0 
65:10 
65X2 
65X4 
65X6 
65;so 
65XA 
65 XC 
65XE 
X400 
2800 
2400 
2800 
ICOO 
1800 
OBOO 
0700 
FTFF 
FT F F 
F FF F 
FF FF 
UCFF 
f-FFF 
A8FF 
FFFF 
154 B190t 
155 8200: 
156 T 
157 f 
158 r 
159 f** 
160 
161 r** 
162 r  
163 f 
164 
165 r  
166 T40t 
167 T50t 
168 T601 
DU 0024 H,0028H » OOICH,0018H,OOOBH 
DW 000 7H 
THRESHOLD TABLE - THIS TABLE CONTAINS 
ALL OF THE APPLICABLE THRESHOLD VALUES ** 
FOR USE IN THE ADAPTIVE ROUTINE. ** 
ORG 
DU 
DW 
6530H 
OFFFFH 
OFFFFH,OFFFFH,OFFFFH u OFFDCH,OFFFFH 
DW 0FFA8H,OFFFFH,OFFFFHyOFF44H,OFFFFH 
ISIS-II 8080/8085 MACRO ASSElMBLIiRf V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 20 
L.QC OBJ SEQ :ÎOURCE STATEMENT 
6540 FFFF 
6542 44FF 
6544 FFFF 
6546 DOFE 169 T70I DW OFEDOH,OFFFFH,OFFFFH,0FE2AH,OFFFFH 
6548 FFFF 
654A FFFF 
654C 2AFE 
654E FFFF 
6550 A3FD 170 T80: DW 0FDA3H,OFFFFH,OFFFFH,0FCB6H,OFFFFH 
6552 FFFF 
6554 FFFF 
6556 B6FC 
6558 FFFF 
655A 54FC 171 T90Î DU 0FC54H,OFFFFH,OFFFFH,0FB28H,OFFFFH 
655C FFFF 
655E FFFF 
6560 28FB 
6562 FFFF 
6564 DOFA 172 TlOOl DW OFADOH,OFFFFH,OFFFFH,0FA20H,OFFFFH 
6566 FFFF 
6568 FFFF 
656A 20FA 
656C FFFF 
656E F8F9 173 TllOt DW 0F9F8H,OFFFFH,OFFFFH,0F9B0H,OFFFFH 
6570 FFFF 
6572 FFFF 
[SIS-Il 3080/0085 MACRO ASSEMBLER, V2.0 
LOOK-UP TABLES 
LOOKUP PAGE 21 
LOC OBJ SEQ SOURCE 
6574 &0F9 
6576 FFFF 
6578 PFFF 174 Ti20t DU 
657A CCF9 
657C rl-FF 
657E P P F F  
6580 9 C F 9  
6582 F FF F 175 T130: I)W 
6584 80F9 
6586 FFFF 
6583 F FF F 
658A 50F9 
658C FFFF 176 T140: DU 
658E 60F9 
6590 FFFF 
659: FFFF 
6594 60F A 
6596 FFFF 177 T150; DU 
6598 3CFA 
659A FFFF 
659C FFFF 
659E FOFA 
65A0 FFFF 178 T1601 DU 
65A2 9CFB 
65A4 FFFF 
65A6 FFFF 
STATEMENT 
OFFFFH,0F9CCH,OFFFFH,OFFFFH,0F99CH 
OFFFFH,0F980H,OFFFFH,OFFFFH,0F950H 
OFFFFH,0F960H,OFFFFH,OFFFFH,0FA60H 
OFFFFH,0FA3CH,OFFFFH,OFFFFH,OFAFOH 
OFFFFH,0FB9CH,OFFFFH,OFFFFH,0FC5CH 
.(SIB-JI 8080/0085 MACRO ASSEMBLER, V2»0 LOOKUP PAGE 
LOOK-UP TABLES 
LOG OBJ SECl SOURCE STATEMENT 
6%A8 5CFC 
6:; A A FFFF 179 T170; JW 0FFFFH,0FC90H fOFFFFH rOFFFFH rOFDDCH 
6%AC 90FC 
6:iAE. FFFF 
6:iB0 FFFF 
6:iB:' DCFD 
6:jBA FFFF 180 Tiaoi OW 0FFFFH,0FE6CH fOFFFFH yOFFFFH TOFFISH 
6:jB6 6CFE 
65B8 FFFF 
65DA FFFF 
65BL IBFF 
65 BE. FFFF 181 T190t OW 0FFFFH,0FF4CH rOFFFFH yOFFFFH rOFFCCH 
65C0 4CFF 
65C;Î FFFF 
65C4 FFFF 
65C6 CCFF 
65 CO FFFF 182 T2001 BW OFFFFH 
183 f 
184 r  
185 T 
186 f 
187 ; 
188 END 
ASSEMBLY COMPLETEr NO ERRORS 
ISIS-II 8080/808% MACRO 
INITIALIZATION ROUTINE 
ASSEMBLERr V2.0 INIT PAGE 1 
LOC; OBJ SEQ SOURCE STATEMENT 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
** ** 
** BAND PASS DIGITAL FILTER ** 
** INITIALIZATION ROUTINE •* 
** ** 
**#$$****$*******&****************%**************%*** 
*$$**#***********&$*****$************************#*** 
VERSION 8, JUNE /  r  1979 
NAME 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
PUBLIC 
INIT 
CRDSEL f ADCHIr ADCLQ r STATUS r CNVCMD 
MUXADR r GNSEL,ADC8r DACIHIr DACILO 
DAC2HIf DAC2L0r DRIVE ir SETUP fXrYPLOr PHI 
PX PROD f TSRCON * MULCON r LDMULT r LDPROD 
C0NTl,C0NT2fC0NT3,PEAK,COUNT,NODE 
DELAY1,DELAY2,DELAY3,DELAY4,DELAYS 
F ILTE R, STEP 1, NXTSTPir RESET, B40, F140 
F240,F340,BRANCH,VAFT1,VAFT2,VAFT3 
THRESH,NOWNOD,SCALE,SCALER,S40,T40 
INIT 
ISIS-1 [ 8080/8085 MACRO ASSEMBLERV2*0 
INITIALIZATION ROUTINE 
INIT PAGE 
LOG O B J  GEO SOURCE STATEMENT 
0018 
0018 C30000 
0020 
0020 C30000 E 
24 f 
25 f 
26 INITIALIZE THE APPROPRIATE INTERRUPT ** 
27 SECTORS* %% 
28 f 
29 A GEO 
30 r 
31 RESTART 3 IS TRIGGERED BY THE RTI-1200 %% 
32 R--C PACER CLOCK TO START THE FILTER ** 
33 T»* POUTINE* ** 
34 Î 
35 CRG 18H 
36 JMP FILTER 
37 
38 f 
39 f ** RESTART 4 IS TRIGGERED FROM THE FRONT %% 
40 r** PANEL AND REINITIALIZES THE FILTER %% 
41 ;** C-AINS TO THEIR INITIAL VALUES* %% 
42 
43 
? 
ORG 2OH 
44 JMP RESET 
4 ^1 
46 
f 
f 
4 7 JNITIALIZE THE FILTER.. Ht* 
48 y 
49 C.SEG 
ISIS-II 8080/8085 MACRO ASSEMBLEIR F V2*0 INIT PAGE 3 
INITIALIZATION ROUTINE 
LOG OBJ SEQ J.OURCE STATEMENT 
0000 F3 
0001 
0003 
0005 
0007 
0009 
OOOB 
3E12 
I)3ED 
3E00 
I)3f-C 
3EE0 
D3EC 
OOOB 310000 
0010 E7 
50 
51 
[,2 
53 
54 
55 
56 
57 
58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
68 
69 
70 
71 
72 
73 
74 
75 
INIT: 
Î 
i  
f ** 
DI 
PRESET THE INTERRUPT MASK» 
MVI 
OUT 
MVI 
OUT 
MVI 
OUT 
A,12H 
OFDH 
A r  OH 
OECH 
ArOEOH 
OFCH 
n: 
INITIALIZE THE STACK POINTER. 
LXI SP,STACK 
[NITIALIZE THE FILTER WEIGHTS* 
RST 4 
•* 
INITIALIZE THE RTI-1200 BOARD FUNCTIONS»** 
ISIS-LI 8080/8085 MACRO ASSEMBLERf V2.0 
INITIALIZATION ROUTINE 
INIT PAGE 4 
LOG OBJ SEQ SOURCE STATEMENT 
76 INITIALIZE THE D/A CONVERTER TO ZERO» ** 
77 r 
0011 210000 78 LXI HfOH 
0014 220000 I : 79 SHLD DACILO 
80 i 
81 r 
82 r** SET THE ANALOG INPUT GAIN TO 1. ** 
83 f 
0017 3E00 84 MVI AT OH 
001? 320000 t 85 ST A GNSEl,. 
86 f 
87 y 
88 f ** SELECT THE THIRD ANALOG INPUT CHANNEL. 
89 r 
00 IC 3E03 90 f(VI A»3H 
OOIE 320000 6 91 
on 
STA MUXADR 
y d-
93 
T 
f 
94 Î** SET THE RTI-1200 'PACER' CLOCK SYSTEM ** 
95 Î** SO THAT THE INTERNAL R-C 'PACER' WILL 
96 f t *  TRIGGER THE SYSTEM INTERRUPT 1. ** 
97 7** THE R-C 'PACER' DETERMINES THE FILTER ** 
98 ;** SAMPLING INTERVAL. ** 
99 
0021 3E02 100 MVI Af2H 
002,5 320000 E 101 STA SETUP 
4> 
w 
îlS-ir 0080/8085 MACRO ASSEMBLER, V2.0 INIT PAGE 5 
VXTIAl _IZATIQN ROUTINE 
L.ac GljJ SE:0 SOURCE STATEMENT 
102 r 
103 f  
104 f** INITIALIZE THE AVERAGE PEAK TO ZERO AND 
105 r  ** THE COUNT VALUE: TO 24 FOR THE ADAPTIVE **• 
106 f ** FUNCTION» 
107 i  
0026 210000 108 LXI Ht OH 
002V 220000 E 109 SHLD PEAK 
0021: 3ILia 110 MVI A,24D 
0021: 320000 E 111 STA COUNT 
112 i  
113 r  
1:14 INITIALIZE THE OTHER ADAPTIVE FUNCTION 
115 y** VALUES » ** 
116 i  
0031 3i:eo 117 MVI Afl28D 
003:) 320000 E 118 BTA NOWNOD 
0036 320000 E 119 STA NODE 
0039 210000 E 120 LXI HtSTEPI 
003(: 220000 E 121 SHLD NXTSTP 
123 
124 LOCATE THE LOOK-UP TABLE LOCATIONS FOR ** 
125 USE IN THE ADAPTIVE ROUTINE. ** 
126 r  
0031- 210000 E 127 LXI H,D40 
ISIS-LI 8080/8085 MACRO ASSEMBLER, V2.0 INIT PAGE 6 
INITIALIZATION ROUTINE 
.OC OBJ SEQ SOURCE STATEME-INT 
0042 7C 128 MOV A,H 
004.3 320000 E 129 ST A BRANCH 
0046 210000 E 130 L.XI HFF140 
0049 7C 131 MOV A F H 
004A 320000 E 132 ST A VAFTL 
0040 210000 E 133 LXI H,F240 
0050 7C 134 FMV A, H 
0051 320000 E. 135 STA VAFT2 
0054 210000 E 136 LXI H,F340 
0057 7C 137 MOV A Y H 
0058 320000 E; 138 STA VAFT3 
005& 210000 E 139 L.XI H,T40 
005E 7C 140 MOV A Y H 
0051- 320000 E 141 STA THRESH 
0062 210000 E: 142 LXI H,S40 
0065 7C 143 FFOV A,H 
0066 320000 E: 144 
145 
146 
F 
f 
STA SCALE 
147 F'RESET THE INPL 
148 R 
0069 3A0000 E; 149 LDA NOWNOD 
006C 6 F 150 MOV L F A 
006D 5E 151 MOV E,M 
006E 23 152 I NX H 
0061- 56 153 MOV DRM 
CI 
SCALER VALUE 
XSIÎi-II 8080/H085 MACRO ASSEMBLEUR V2,0 
.[NiriALIZATIQN ROUTINE 
INIT PAGE 7 
LUC OBJ SEQ SOURCE STATEMENT 
0070 EB 154 XCHG 
0071 220000 E 155 
156 
157 
f 
i 
:îHLD SCALER 
158 INITIALIZE THE FILTER DELAY VALUES TO ** 
159 ZERO. ** 
160 T 
0074 160 A 161 \^}1 D,OAH 
0076 010000 E 162 LXI B,DELAY1 
007V 3E00 163 4VI A f 0 
00711 02 164 INDELl 3TAX B 
007C 03 165 INX B 
00 711 15 166 DCR D 
007E C27B00 C 167 
168 
169 
r 
r 
JNZ INDEL 
170 f ** INITIALIZE THE TDCIOIOJ MULTIPLIER ** 
171 FUNCTION TO PRELOAD THE INPUT OPERAND ** 
172 *** VALUES. ** 
173 i 
174 INITIALIZE THE 8255 I/O REGISTERS AS ** 
175 OUTPUTS. ** 
176 f 
0081 3E80 177 MVI ArSOH 
0083 320000 E 178 &TA CONTl 
0086 320000 E 179 STA C0NT2 
Ï3I:Î--].I. 8080/8085 MACRO ASSEMBLE;^ y V2»0 
INITIALIZATION ROUTINE 
INIT PAGE 8 
LOC OBJ 
0089 320000 
008(; 3E07 
008E: 320000 
0091 
0093 
3EÛ1 
320000 
0096 
0097 
FB 
C39600 
E 
SEW 
180 
181 
182 
183 
184 
185 
186 
187 
188 
189 
190 
191 
192 
193 
194 
195 
196 
197 
198 
199 
200 
201 
202 
203 
SOURCE STATEMENT 
f 
T 
y** 
r 
f ** 
f ** 
T 
T 
i 
f ** 
STDBY: 
ITA C0NT3 
SET THE TDCIOIOJ OUTPUT REGISTERS TO 
HI-Z» 
** 
hvi 
s TA 
A,07H 
TSRCQN 
SET THE TDCIOIOJ TO PRELOAD THE PRODUCT ** 
REGISTERS» ** 
MVI 
ST A 
AfOlH 
MULCON 
4> 
AWAIT THE START OF THE FILTER OPERATION.** 
EI 
JMP 
END 
STDBY 
ASSEMBLY COMPLETE, NO ERRORS 
W0Q0/G085 MACRO ASSEMBLER, V2.0 
PARAMETER INITIALIZATION 
RESET PAGE 1 
LGC onJ SEW SOURCE STATEMENl 
3 
4 
5 
6 
7 
0 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
;***$*$#*********$*$*******************************%*$ 
; .** ** 
BAND PASS DIGITAL FILTER ** 
fM*. RESTART ROUTINE ** 
f tt ** 
;***$$*%*&*****************************************#** 
,***$******$************************&$*******$*****%** 
VERSION 1, MARCH 27f 1979 
f 
i t * .  
i 
r 
0000 F3 23 RESET: 
NAME RESET 
PUBLIC RESET 
EXTRN FACTlrWGHTl 
IMIS ROUTINE REINITIALIZES THE SECOND 
ORDER FILTER WEIGHTS» 
CSEG 
0 1  
ISIS-II 8080/808% MACRO ASSEMBLER, V2*0 
PARAMETER INI TI At. IZAT ION 
LOt; OBJ SEQ SOURCE STATEMENT 
0001. 210000 f- 24 LXI HrFACTl 
0004 EB 25 XCHG 
0005 210000 E 26 LXI HTWGHTl 
0008 060E 27 MVI B,OEH 
OOOA 7E 28 RELOADt MOV A,M 
OOOB 12 29 STAX D 
OOOC 23 30 INX H 
000 D 13 31 INX D 
OOOE 05 32 NCR B 
GOOF C20A00 C 33 JNZ RFLOAIi 
0012 3E20 34 MVI Ar20H 
001 4 D3FD 35 OUT OFDH 
0016 FB 36 EI 
001.7 C9 37 RET 
38 r 
39 r 
40 r 
A1 END 
ASSEMBLY COMPLETEr NO ERRORS 
RESET PAGE 
8000/80Bii MACRO 
lïASXC FILTER 
ASSEMBLERr  V2.0 FILTER PAGE 1 
LOC OBJ lEO SOURCE STATEMENT 
1 
2 
3 
6 
7 
a 
9 
10 
IJ 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
nn 
***$**********$*******$****$$$**********************$ 
** **• 
** BAND PASS DIGITAL FILTER ** 
*# FOURTH ORDER ** 
** ** 
*****$********************************************$** 
*&$************$*****$************************$****** 
** 
** 
VERSION JUNE 7r 1979 
THIS ROUTINE IS A FOURTH ORDER BUTTERWQRTH *$ 
BANDPASS DIGITAL FILTER. THIS ROUTINE IS ** 
INTENDED TO BE LINKED WITH AN ADAPTIVE ** 
ROUTINE» ** 
NAME FILTER 
EXTRN FACTl,FACT2rFACT3,FACT4,FACTS,FACr6 
EXTRN FACT7rDELAYIrDELAY2,D£LAY3fDELAY4 
EXTRN DELAY5,X,YPL0,PHI,PXrPROD,PEAK,COUNT 
EXTRN TSRCON,MULCON,LDMULT,LDPROD,CONT1 
EXTRN C0NT2,C0NT3,CNVCMD,ADCL0,STATUS 
Ln 
O 
ISIS-II 8080/8085 MACRO ASSEMBLEIR, V2*0 
BASIC FILTER 
FILTER PAGE 
LQC OBJ SEQ SOURCE STATEMENT 
0000 F3 
0001 320000 
0004 010000 
24 
OCT iL.\J 
26 T 
27 
28 
29 T 
30 r** 
31 r 
32 f 
33 FIL 
34 f 
35 
36 r 
37 
38 r 
39 T 
40 Î** 
41 ;** 
42 r** 
43 f 
44 
45] i 
46 f 
47 f ** 
48 r * *  
49 f * *  
EXTRN ADCHI fDAClLClr ADAPT fADAPTRr SCALER 
STKLN lOD 
CSEG 
PUBLIC FILTER 
THE MAIN FILTER ROUTINE» 
Ell 
INITIATE THE: A/D CONVERSION PROCESS» 
STA CNVCMD 
WHILE WAITING FOR THE A/D CONVERSION 10 COMPLETE,** 
LOAD THE POINTER TO THE MULTIPLY INITIATE ** 
COMMAND LOCATION» ** 
LXI BrLDMULT 
COMMENCE 
VALUE TO 
PRODUCTS 
THE FORMATION 
BE MADE UP OF 
OF DELAYS 1-4 
OF THE COMPOSITE INPUT ** 
THE SUMS OF THE ** 
AND THE WEIGHT FACTORS •* 
ISIS-Il 8080/8085 MACRO ASSEMBLER, U2»0 FILTER PAGE 3 
BASIC FILTER 
LOC OBJ SEQ SOURCE STATEMENT 
50 f** 1-4. THE DELAY VALUES ARE SHIFTED FOR ** 
51 f * *  THE NEXT SAMPLED DATA PROCESS» THIS ** 
52 r** SHIFTING IS ACCOUNTED FOR WHEN THE OUTPUT 
53 
KT A 
f ** VALUE IS FORMED. ** 
0007 2A0000 E 55 LHLD FACTl 
OOOA 220000 E 56 SHLD X 
OOOD 2A0000 E 57 LHLD DELAY1 
0010 220000 E 58 SHLD YPLO 
005.3 02 59 ST AX B 
0014 EB 60 XCHG 
61 r 
62 r 
63 SET UP THE MULTIPLIER FUNCTION TO SUM THE ** 
64 REMAINING PRODUCTS. ** 
0015 3E05 
65 
66 
f 
mi Ar05H 
0017 320000 E 67 STA MULCON 
68 r 
001A 2A0000 E 69 LHLD FACT2 
00 ID 220000 E 70 SHLD X 
0020 2AOOOO E 71 LHLD DELAY2 
0023 220000 E 72 SHLD YPLf) 
0026 02 73 STAX B 
0027 EB 74 XCHG 
0028 220000 E 75 SHLD DELAY2 
ISIS-LI 8080/8085 MACRO ASSEMBLER^ V2*0 FILTER PAGE 4 
BASIC FILTER 
LOC OBJ SEQ 
76 
002B 2A0000 E. 77 
0021-: 220000 E; 78 
0031 2A00Û0 E 79 
0034 220000 T; 80 
0037 02 81 
0038 EB 82 
0039 220000 E: 83 
84 
003C 2A0000 E 85 
003F 220000 E 86 
0042 2A0000 E 87 
004 5 220000 E 88 
0048 02 89 
0049 220000 E 90 
004C EB 91 
004D 220000 E 92 
93 
0050 2A0000 E 94 
0053 220000 E 95 
0056 2AOOOO E; 96 
0059 220000 E 97 
005C 02 98 
99 
100 
101 
SOURCE STATEMENT 
LHLD FACT3 
SHLD X 
LHLD DELAYS ÎJHLD YPLQ 
STAX B 
XCHG 
SHLD DELAYS 
LHLD FACT4 
BHLD X 
LHLD DELAY4 
SHLD YPLO 
STAX B 
SHLD DELAYS 
XCHG 
SHLD DELAY4 
LHLD SCALER 
SHLD X 
LHLD ADCLG 
SHLD YPLO 
STAX B 
SET THE MULTIPLIER CONTROL REGISTER 
ISIS-II 8080/8085 MACRO ASSEIMBLIER, V2*0 
BASIC FILTER 
FILTER PAGE 
LOG OBJ SEQ SOURCE STATEMENT 
102 I *W( TO OUTPUT THE COMPOSITE INPUT VALUE* 
103 f 
005D :IE9B 104 MVI A,9BH 
005F 320000 EE 105 S TA C0NT2 
0062 3E00 106 MVI A Y OH 
0064 320000 E-; 107 STA TSRCON 
108 >• 
109 Î 
110 » REMOVE THE COMPOSITE INPUT VALUE FROM 
111 THE MULTIPLIER AND STORE THIS VALUE ** 
112 } *41 IN THE H-L REGISTER PAIR 
113 i 
0067 2A0000 E- 114 LHLD PROD 
11 U 
116 
i 
{ 
117 RESET THE MULTIPLIER TO INPUT OPERANDS ** 
118 ; ** AND FORM THE FILTER DIGITAL OUTPUT» 
119 f 
006A 220000 E: 120 SHLD DELAYL 
0060 3E01 121 MVI A R 0 IH 
006F 320000 E 122 STA MULCON 
0072 3E07 123 MVI AF07H 
0074 320000 E 124 STA TSRCON 
007 7 3E80 12ÎÏ MVI A,80H 
0079 320000 E: 126 STA C0NT2 
127 ? 
91S-II 8080/8085 MACRO ASS EMBLLRf V2. 0 FILTIrR PAGE 6 
ASIC FILTER 
LOC OBJ SEO SOURCE STATEMENT 
128 ir 
129 FORM THE DIGITAL OUTPUT VALUE* ** 
130 '/ 
()07C 220000 E: 1:11 SHLD YPLO 
00 7F 2A0000 t: 1:52 LHLD FACTS 
0082 220000 t-: 1:53 SHLD X 
0005 02 1:54 STAX B 
0086 3E05 1:55 MVI Ar05H 
0080 320000 {•: 1:56 STA MULCON 
1:57 r 
008Et 2A0000 E 138 LHLD DELAY3 
008E 220000 E- 139 SHLD YPLO 
00 VI 2A0000 (•: 140 LHLD FACÏ6 
0094 220000 l i  141 SHLD X LTl 
0097 02 142 STAX B 
143 r  
0098 2A0000 E 144 LHLD DËLAY5 
009B 220000 E 145 SHLD YPLO 
00951 2AOOOO E 146 LHLD FACT7 
OOAl 220000 E 147 SHLD X 
00A4 02 148 STAX B 
149 r 
150 r 
151 SET UP THE MULTIPLIER CONTROL REGISTERS 
152 TO OUTPUT THE FILTER DIGITAL. OUTPUT ** 
I  S I S - I l  f)080/8085 MACRO ASSEMBLER f V2*0 
BASIC FILTER 
FILTER PAGE 7 
L.QC OBJ SEQ SOURCE STATEMENT 
00 A;; 3E9B 154 A,9BH 
00A7 320000 E 155 STA C0NT2 
OOAA 3H00 156 MVI A F OH 
OOAC 320000 E 157 
158 
159 
f 
f 
STA TSRCON 
160 ft*. FETCH THE FILTER DIGITAL OUTPUT VALUE 
161 it* AND PASS THE VALUE TO THE D/A CONVERTER 
162 f 
OOAf" 2AOOOO E 163 L.HLD PROD 
00B2 220000 E 164 
165 
166 
f 
r 
SHLD DACILO 
167 r** DETERMINE IF THE NEW FILTER OUTPUT IS **• 
168 THE LARGEST VALUE UP TO THIS POINT* IF 
169 £»Qr REPLACE THE PEAK VALUE WITH THIS ** 
170 f ** LATEST FILTER OUTPUT VALUE» ** 
171 f 
oob:; 3A0000 E 172 L.DA COUNT 
oobb FEtO 173 CP I 16D 
00 ba D2E000 c 174 JNC SKIP 
oobij EB 175 XCHG 
oobc 2A0000 E 176 LHLD PROD 
00c1. 29 177 IJAD H 
ooc;î D2CC00 c 178 JNC PLUS 
ooc!) 7B 179 NOV A,E 
ISI3- I I  8080/8085 MACRO ASSEMBLER^ V2.0 
DA SUC FILTER 
FILTER PAGE 8 
LQC Ol iJ  SEQ SOURCE STATEMENT 
00C6 
OOC7 
oocn 
00 cv 
OOCA 
oocn 
oocc 
OOCF 
OODO 
0001 
00 D'» 
00D7 
OODU 
00 DV 
OODC 
OODJJ 
OOEO 
00 E2 
OOE'.i 
00E7 
OOEA 
OOEC 
2F 
5 F 
7A 
2 F 
57 
l:i 
2A0000 
7C 
BA 
DADCOO 
C2E000 
71) 
BW 
D2EOOO 
EB 
220000 
3E07 
320000 
3E01 
320000 
3E80 
320000 
C 
C 
C 
E 
E 
E 
E 
180 
181 
182 
183 
184 
185 
186 
187 
188 
189 
190 
191 
192 
193 
194 
195 
196 
197 
198 
199 
200 
201 
202 
203 
204 
205 
PLUS; 
SWITCHt 
r** 
SKIP: 
CMA 
MOV 
MOV 
CMA 
MOV 
INX 
LHLD 
MOV 
CMP 
JC 
JNZ 
MOV 
CMP 
JNC 
XCHG 
EiHLD 
E r A  
A y D 
Df A 
D 
PEAK 
A f H  
D 
SWITCH 
SKIP 
Art. 
f 
SKIP 
PEAK 
RESET THE MULTIPLIER TO THE INPUT MODE* ** 
MVI 
£»TA 
MVI 
ST A 
MVI 
ST A 
AF07H 
TSRCON 
ArOlH 
MULCON 
AySOH 
C0NT2 
ISIS-II 8080/8085 MACRO ASSEMBLERF V2.0 
BASIC FILTER 
FILTER PAGE 9 
LQC CIBJ SEQ SOURCE STATEMENT 
206 
207 
208 
209 
210 
f 
; *.*. 
ita 
TEST TO SEE IF ADAPTOR FUNCTION IS TO ** 
BE PERFORMED V ** 
OOEF 3A0000 E: 211 LDA ADAPT 
00F2 17 212 RAL 
00F3 D20001 C 213 JNC CONTIN 
OOF 6 3AOOOO 11 214 LDA COUNT 
00F9 3D 215 DCR A 
OOFA CAOOOO li 216 JZ ADAPTR 
OOFD 320000 \l 217 ST A COUNT 
0100 3A0000 1: 218 CONTINT LDA STATUS 
0103 3E20 219 MVI AF20H 
0105 D3FD 220 OUT OFDH 
0107 FB 221 EI 
0108 C9 222 RET 
223 
224 
225 
226 
227 
228 
229 
230 
Ui 
00 
END 
ASSEMBLY COMPLETER NO ERRORS 
ISIEI-II (3000/0085 MACRO ASSEMBLERr V2.0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 1 
LOG OBJ SEQ SOURCE STATEMENT 
1 r#******#********************************************* 
2 f#******%****$*$**********$**$*******#***$$********$** 
;i T )X* ** 
4 f#* ADAPTATION ROUTINE FOR THE ** 
5 fsK* FOURTH ORDER BANDPASS FILTER ** 
6 r>X* ROUTINE ** 
7 f »c* ** 
0 f#*$****#****$***************$************************ 
y ,#******#********************************************* 
10 f 
1.1. ; VERSION JUNE 8r 1979 
12 f 
i ;i f 
14 f)X* THIS ROUTINE IS TO BE LINKED TO A ** 
15 FOURTH ORDER DIGITAL BANDPASS FILTER. He* 
1.6 f 
17 T 
10 NAME ADAPTOR 
19 EXTRN FACTlrFACT2,FACT3,NXTSTP,THRESH 
20 F.XTRN STATUS,PEAK,COUNT, NODE, BRANCH 
21 IriXTRN VAFT1,VAFT2,VAFT3,LEFT,RIGHT 
22 l-IXTRN DELAY1,DELAY2,DELAYS,DELAY4 
23 l-IXTRN NOWNOD, SCALE, SCALER 
U1 
vO 
ISJ.S-II 8080/8085 MACRO ASSEMBLCRr V2.0 
ADAPTIVE ROUTINE 
ADAPTQ PAGE o 
L-OC OBJ S EH SOURCE STATEMENT 
24 
25 
26 ii 
27 i 
28 
29 J 
30 i  
31 
32 F** 
33 f 
0000 2A0000 E 34 ADAPTRt 
0003 E9 35 
36 f 
37 Î 
38 r** 
39 f 
0004 3A0000 E 40 STEP11 
0007 6F 41 
0008 3A0000 E 42 
OOOD 67 43 
OOOC 5E 44 
OOOD 23 45 
OOOE 56 46 
4 7 f 
48 f 
49 
STKLN ion 
PUBLIC ADAPTRfSTEPl 
CSEG 
HETERMINE WHICH PART OP THIS ALGORITHM ** 
IS TO BE USED* ** 
LHL.D 
PCHL 
NXTSTP 
o 
LOCATE THE APPROPRIATE THRESHOLD VALUE. ** 
LDA 
MOV 
LDA 
MOV 
MOV 
INX 
MOV 
NOWNOD 
L»A 
THRESH 
H,A 
EfM 
H 
DtM 
COMPARE THE NODE OUTPUT PEAK VALUE WITH ** 
ISIS--II 8080/8085 MACRO ASSEMBLER, V2.0 ADAPTO PAGE 3 
ADAPTIVE: ROUTINE 
LQ(; OBJ SEQ SOURCE STATEMENT 
50 THE THRESHOLD VALUE. ** 
000F 2AOOOO E 
51 
52 STEP2Î LHLD PEAK 
00 3.2 1.9 53 DAD D 
0013 2.9 54 DAD H 
55 r 
56 T 
57 i** RESET THE PEAK TO ZERO AND COUNT TO 24 ** 
58 R** TO BE READY FOR THE NEXT PEAK ** 
59 COMPUTATION. 
60 r 
001 4 210000 61 LXI HrO 
001 7 220000 F 62 SHLD PEAK 
001 A 3E18 63 MVI Ar24D 
00 3 C 320000 E 64 STA COUNT 
001 F D29E01 C 65 JNC RECHEK 
66 T 
67 f 
68 LOAD THE RIGHT BRANCH FILTER WEIGHTS ** 
69 r** INTO THE FILTER» ** 
70 f 
0022 3A0000 E 71 STEP3: LDA NODE 
0025 6F 72 MOV L F A 
0026 3A0000 E 73 LDA BRANCH 
0029 67 74 MOV H T A 
002A 7E 75 MOV ArM 
ISIS-II 8080/8085 MACRO ASSEMBLER, V2*0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 4 
LUC OBJ 
002B 320000 
SEQ 
003C 3A0000 
003F 67 
0040 TjE 
0041 23 
004 2 5Î6 
E 
E 
76 
77 r  
78 ? 
79 
80 r** 
81 ; 
92 f 
93 Î 
94 Î** 
95 Î** 
96 Î 
97 
98 
99 
100 
101 
SOURCE STATEMENT 
STA NOWNOD 
LOAD THE RIGHT FACTl VALUE INTO THE 
FILTER» 
002E 6F 82 MOV Lf A 
002F 3AOOOO E 83 LIlA VAFTl 
0032 67 84 MOV Hf A 
0033 îiE 85 MOV E»M 
0034 23 86 I MX H 
0035 !)6 87 MOV D,M 
0036 2B 88 DGX H 
0037 Efi 89 XCHG 
0038 220000 E 90 SHLD FACTl 
003B EB 91 XCHG 
a> 
K) 
LOAD THE 
F I L T E R *  
LLiA 
MOV 
MOV 
I MX 
MOV 
RIGHT FACT2 VALUE INTO THE 
VAFT2 
H * A 
ErM 
H 
D,M 
ISIS-II 8080/8085 
ADAPTIVE ROUTINE 
LOC OBJ 
MACRO ASBElMBLI-.Rr U2»ô ADAPTO PAGF. 
0043 2B 
0044 I IB 
0045 
0048 I--B 
0000 
SECL 
1.02 
103 
104 
105 
106 
107 
108 
109 
110 
/ 
>** 
i  
IÎOURCE STATEMENT 
DCX 
XCHG 
SHLD 
XCHG 
H 
FACT2 
LOAD THE RIGHT 
FILTER. 
FACT3 VALUE INTO THE ** 
0049 3A0000 E 111 LDA VAFT3 
004C 67 112 MOV HTA 
004D 5E 113 MOV EFM 
004E 23 114 I NX H 
004F 56 115 MOV D,M 
0050 2B 116 DCX H 
0051 EB 117 XCHG 
0052 220000 f : 118 SHLJJ FACT3 
0055 E:B 119 
120 
121 
F 
f 
XCHG 
122 F** LOAD THE INPUL 
123 R 
0056 3A0000 t 124 LDA SCALE 
0059 67 125 MOV HrA 
005A 5E 126 MOV EfM 
005B 23 127 INX H 
ON 
w 
VALUE SCALE FACTOR» 
ISIS-II 0000/8085 MACRO ASSEIMBLER, V2.0 
ADAPTIVE ROUTINI-
ADAPTG PAGE 6 
LOG ODJ SEQ SOURCE STATEMENT 
005C 56 128 ^)0V DrM 
005D ED 129 >:CHG 
005E 220000 E 130 SHLD SCALER 
i:<i 
132 r 
133 F'.ESET THE DELAYED INPUTS TO ZERO. 
134 r 
135 i 
0061 210000 136 I.XI H,0 
0064 220000 E 137 SHLD DELAY! 
0067 220000 E 138 EiHLD DELAY2 
006A 220000 E 139 SHLfl DELAY3 
006D 220000 E 140 SHLD DELAY4 
141 f 
142 T 
143 ri'.*. £il£T THE POINTER TO THE: NEXT PORTION Xi* 
144 r t *  Cll- THE ALGORITHM TO BE OPERATED WHEN 
145 fit'.* C;ONTROL IS NEXT RETURNED TO THIS 
146 F;0UTINE. 
147 i 
0070 217F00 C 148 L.XI HrSTEP4 
0073 220000 E  149 f.HLD NXTSTP 
150 f 
151 f 
152 r».* FIESET TH r MDS SYSTEM INTERRUPTS AND 
153 IHE RTI- 1200 INTERRUPTS. lit* 
IS] s-II 8080/8085 MACRO ASBE:MBLIIRf V2*0 ADAPTO PAGE 7 
ADAPTIVE ROUTINE 
L.OC; OBJ SEQ SOURCE STATEMENT 
0076 3E20 
0078 D3I-D 
007A 320000 
0Û7D l-B 
007E C9 
007F 3A0000 
0082 6F 
0083 3A0000 
0086 67 
0087 !5E 
0088 23 
0089 56 
008A 2A0000 
008D 220000 
0090 :L9 
0091 29 
E 
E 
E 
i;}5 
156 
157 
158 
159 
160 
161 
162 
163 
164 
165 
166 
167 
168 
169 
170 
171 
172 
173 
174 
175 
176 
177 
178 
179 
i!*)K 
STEP 4 
1 
STEP 
MVI 
OUT 
STA 
EI 
RET 
LDA 
MOV 
LDA 
MOV 
MOV 
INX 
MOV 
A^20H 
OFDH 
STATUS 
LOAD THE APPROPRIATE THRESHOLD VALUE» %% 
NOWNOD 
LrA 
THRESH 
H,A 
ErM 
H 
DrM 
cr» 
Ln 
COMPARE THE RIGHT OUTPUT PEAK VALUE 
WITH THE THRESHOLD VALUE. 
** 
LHLD 
SHLD 
DAD 
DAD 
PEAK 
RIGHT 
D 
H 
ISIS-[I 8080/8085 MACRO ASSEMBLEFI, V2.0 
ADAPTIVE ROUTINE 
ADAPTG PAGE 8 
LQC OBJ SEQ SOURCE ; STATEMENT 
180 T 
181 T 
182 T * *  RESET THE PEAK TO ZERO AND THE COUNT 
183 i * *  24 FOR THE NEXT CALCULATION OF THE 
184 r i ' .M OUTPUT AVERAGE VALUE» 
185 T  
0092 210000 186 LXI H r O  
0095 220000 187 SHLD PEAK 
0098 ."SE 18 188 MVI A,24B 
00 9A 320000 E: 189 STA COUNT 
009Û D29E01 C 190 JNC RECHEK 
191 i  
192 T  
193 F ** LOAD THE LEFT BRANCH FILTER WEIGHTS 
194 f t *  INTO THE FILTER. 
195 f  
OOAO 3A0000 E. 196 STEP6T LDA NODE 
00A,5 61- 197 MOV LF A 
00A4 3A0000 T 198 LDA BRANCH 
00A7 67 199 MOV HF A 
00A8 23 200 J!NX H 
00A9 7E 201 MOV A»M 
OOAA 320000 E: 202 STA NOWNOD 
203 F 
204 T  
205 LOAD THE LEFT FACTL VALUE INTO THE 
TO 
*$ 
** 
o\ 
Ov 
** 
IGISi-Il 8080/8085 MACRO AEISEIMBLER, V2X) ADAPTO PAGE 9 
ADAF'TIVE ROUTINE 
LOG OBJ SEQ SOURCE STATEMENT 
OOAD 6f-
OOAE 3A0000 
GOBI 67 
0ÛB2 5E-: 
00B3 23 
00B4 56 
00B5 2B 
OOBô EB 
00B7 220000 
OOBA EB 
OOBB 3AOOOO 
OOBE 67 
5E 
2:3 
56 
2\i 
00C3 EB 
00C4 220000 
00C7 Eli 
OOBF 
OOCO 
OOCl 
00C2 
E 
206 
207 
208 
209 
210 
211 
212 
213 
214 
215 
216 
217 
218 
219 
220 
221 
222 
223 
224 
225 
226 
227 
228 
229 
230 
231 
F ILTER. 
f 
f 
fii* 
f 
MOV LrA 
I DA VAFTl 
MOV A 
MOV E,M 
: :NX H 
MOV DirM 
]/CX H 
)CCHG 
SHLD FACTl 
ÎCCHG 
l-QAD THE LEFT 
I-ILTER» 
l.DA VAFT2 
MOV HrA 
MOV E,M 
I NX H 
MOV D,M 
DCX H 
XCHG 
SHLD FACT2 
XCHG 
)K* 
)K* 
ISIS II 8080/8085 MACRO ASSEMBLER, V2.0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 10 
LOC OBJ SEQ SOURCE STATEMENT 
00D5 3A0000 
0008 67 
Û0D9 5E 
CODA 23 
OODB 56 
OODC EB 
OODD 220000 
232 
233 
234 
235 
236 
** 
** 
246 
247 
248 
249 
250 
251 
f 
f 
r** 
E 25: 
LOAD THE 
FILTER» 
LEFT FACT3 VALUE INTO THE 
OOC8 3A0000 i; : 237 LDA VAFT3 
OOCB 67 238 MOV HrA 
OOCC 5E 239 MOV ErM 
OOCD 23 240 INX H 
OOCE 56 241 MOV D r H  
OOCF 2B 242 DCX H 
OOlJO EB 243 XCHG 
OODl 220000 |:  244 SHLD FACT3 
00D4 EB 245 XCHG 
(T< 
00 
LOAD THE APPROPRIATE INPUT SCALE 
FACTOR VALUE. 
LDA 
MOV 
MOV 
INX 
MOV 
XCHG 
SHLD 
SCALE 
H,A 
EfM 
H 
D,M 
SCALER 
I SIS-11 8080/8085 MACRO ASSEMBLERr * 0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 11 
LOG OBJ SLQ SOURCE STATEMENT 
OOEF 
00F2 
21FE00 
220000 
259 
260 
261 
262 
263 
c 
E 
OOF 5 3T:20 
269 
270 
271 
272 
273 
274 
275 
276 
277 
270 
279 
280 
281 
282 
283 
:((* 
)(c* 
r 
fil*. 
; 
f 
RESET THE DELAYED INPUTS TO ZERO 
OOEO 210000 264 LXI HfO 
00E3 220000 E 265 SHLD DELAYl 
OOE6 220000 E 266 SHLD DELAY2 
00E9 220000 E 267 SHLD DELAYS 
OOEC 220000 E 268 SHLD DELAY4 
SET THE POINTER TO THE NEXT PORTION OF 
THE ALGORITHM TO BE OPERATED WHEN 
CONTROL IS NEXT RETURNED TO THIS 
ROUTINE* 
LXI 
SHLD 
H,STEP7 
NXTSTP 
RESET THE MDS SYSTEM INTTERRUPTS AND 
THE RTI-1200 INTERRUPTS» 
MVI A,20H 
13IS-II 8080/8085 MACRO ASSEMBLERr V2*0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 12 
LOG OBJ SEQ E.OURCE STATEMENT 
OOF 7 
OOF 9 
OOFC 
OOFD 
OOFE 
0101 
0102  
0105 
0106 
0107 
0108 
D3FD 
320000 
FB 
C9 
3A0000 
6F 
jlAOOOO 
67 
5E 
23 
56 
0109 2AOOOO 
OlOC 220000 
OlOF 19 
0110 29 
E-; 
E 
284 
285 
286 
287 
288 
289 
290 
291 
292 
293 
294 
295 
296 
297 
298 
299 
300 
301 
302 
303 
304 
305 
306 
307 
308 
309 
> 
> 
STEP7: 
*)|£ 
iTE:P8t 
OUT OFDH 
STA 
EI 
RET 
LOAD THE APPROPRIATE THRESHOLD VALUE, 
LDA 
MOV 
LDA 
MOV 
MOV 
INX 
MOV 
NOWNOD 
L»A 
THRESH 
Hf A 
E,M 
H 
D,M 
o 
COMPARE THE LEFT OUTPUT PEAK VALUE 
WITH THE THRESHOLD VALUE. 
LHL.D 
SHLD 
DAD 
BAD 
PEAK 
LEFT 
D 
H 
ISIS-II 8080/8085 MACRO ASSEMBLERf V2.0 
ADAPTIVE ROUTINE 
ADAPTQ PAGE 13 
LOG OBJ GEO SOURCE STATEMENT 
310 y *)K RESTORE THE PEAK TO ZERO AND THE COUNT ** 
311 fr ** 24 FOR THF. NEXT OUTPUT AVERAGE VALUE ** 
312 ir ** CALCULATION» ** 
313 i' 
0111 210000 314 LXI HfO 
0114 220000 1 :: 315 SHLD PEAK 
0117 3E18 316 MVI A,24D 
0119 320000 E 317 STA COUNT 
one D29E01 ( 318 
319 
320 
} 
if 
JNC RECHEK 
321 COMPARE THE RIGHT AND THE LEFT OUTPUT ** 
322 f * *  AVERAGE VALUES» IF THE RIGHT VALUE IS ** 
323 5*>k GREATER T BRANCH TO THE RIGHT» IF THE ** 
324 LEFT IS GREATER, BRANCH TO THE LEFT» ** 
325 if 
01 IF 2A0000 1! 326 BTEP9Î LHLD RIGHT 
0122 7li 327 MOV ArL 
0123 2F 328 CMA 
0124 6 F 329 MOV L f A 
0125 7C 330 MOV A r H 
0126 2F 331 CMA 
0127 67 332 MOV H,A 
0128 23 333 INX H 
0129 l£B 334 XCHG 
012 A 2AOOOO E 335 LHLD LEFT 
I s IS-11 0080/(3005 MACRO ASSEMBLER r V2.0 
ADAPTIVE ROUTINE: 
ADAPTO PAGE 14 
LOG OBJ SEQ SOURCE STATEMENT 
012D 19 
01.2E 29 
012F D24101 
0132 3A0000 E 
0135 6F 
0136 3A0000 E 
0139 67 
013A 7E 
013B 320000 E 
013E C34E01 C 
336 
337 
339 
339 
340 
341 
342 
343 
344 
345 
346 
347 
348 
349 
350 
351 
r 
r  
DAD 
DAD 
JNC 
D 
H 
STEPl1 
SET THE NODE 
VALUE* 
VALUE TO THE RIGHT BRANCH 
STEPIO; LDA 
MOV 
LDA 
MOV 
MOV 
STA 
JMP 
NODE 
Lf A 
BRANCH 
H,A 
A,M 
NODE 
STEP12 
J—' 
N) 
0141 
0144 
0145 
0148 
0149 
014A 
3AOOOO 
6F 
3AÛÛ00 
67 
23 
7E 
E 
E 
353 
354 
355 
356 
357 
358 
359 
360 
361 
r** 
f** 
r 
STEP11 
SET THE NODE VALUE TO THE LEFT BRANCH ** 
VALUE* ** 
LDA 
MOV 
LDA 
MOV 
INX 
MOV 
NODE 
L*A 
BRANCH 
H y A 
H 
A f M  
ISIS-II 8080/0085 MACRO ASSEMBLEUR, V2.0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 15 
LOG OBJ SEQ SOURCE STATEMENT 
014B 320000 E 362 STA NODE 
363 Î 
364 T 
365 f ** CHECK TO SEE I 
366 ft* BRANCH» 
367 r 
014E 6F 368 STEP12: MOV LfA 
014F 3A0000 E 369 LDA BRANCH 
0152 67 370 MOV HrA 
0153 7E 371 MOV AfM 
0154 F EPF 372 CPI OFFH 
0156 C22200 C 373 JNZ STEP3 
374 T 
375 T 
376 LOAD THE NODE 1 
377 FILTER» 
378 r 
0159 3A0000 IE 379 STEP13Î LDA NODE 
380 r 
381 T 
382 f** LOAD THE NODE 1 
383 r** FILTER» 
384 r 
oir.c 6!" 385 MOV LFA 
015B 3A0000 Ir 386 LDA VAFTl 
0160 67 387 MOV HrA 
ISIS-II 8080/8085 MACRO ASSEMBLI^R, Vl'vO 
ADAPTIVE ROUTINE 
ADAPTO PAGE: 16 
L.OC OBJ S ED iiOURCE STATEMENT 
01.61 
0162 
0163 
0164 
0165 
0166 
0169 
5E 
23 
56 
2£l 
EB 
22( 
EB 
E; 
3B8 
309 
390 
391 
392 
393 
394 
395 
396 
397 
398 
399 
f 
409 
410 
411 
412 
413 
MOV 
I NX 
MOV 
DCX 
X.CHG 
SHLD 
XCHG 
EfM 
H 
Dr M 
H 
FACTl 
LOAD THE NODE FACT2. VALUE INTO THE 
FILTER. 
%% 
016A 3A0000 E: 400 LDA VAFT2 
016D 67 401 MOV H»A 
016E 5E 402 MOV EFM 
016F 23 403 I NX H 
0170 56 404 MOV DFM 
0171 2B 405 DCX H 
0172 EB 406 XCHG 
0173 220000 {•; 407 SHLD FACT2 
0176 EB 408 XCHG 
4> 
f** LOAD THE NODE FACT3 VALUE INTO THE 
r** FILTER V 
80a(>/80a5 MACRO ASSEMBLER, V2»0 ADAPTQ PAGE 17 
ADAPTIVE ROUTINE 
LCIC; OBJ SEQ SOURCE STATEMENT 
0177 3AÔ000 f =: 414 LDA VAFT3 
017A 67 415 MOV HrA 
017B 5E 416 MOV EfM 
017C 23 417 I NX H 
017D 5E 418 MOV ErM 
017E 2B 419 DCX H 
017F EB 420 XCHG 
0180 220000 £ 421 SHLD F ACT 3 
0183 EB 422 XCHG 
423 
424 
425 
426 
427 
LOAD THE APPROPRIATE 
VALUE, 
0:L3F 210000 
435 
436 
437 
438 
439 
r  
T** 
r  
INPUT SCALE FACTOR 
U1 
0184 3AÔ000 E 428 LDA SCALE 
0187 67 429 MOV Hf A 
0188 5E 430 MOV E f M  
0189 23 4 3 1  INX H 
018A 56 432 MOV I I ,  M 
018B EB 433 XCHG 
018C 220000 E 434 SHLD SCALER 
RESET THE DELAYED INPUTS TO ZERO. 
LXI HrO 
*:k 
I gIS-11 8080/0005 MACRO ASSEMBLERr V2.0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 18 
LQC OBJ SEQ SOURCE STATEMENT 
0192 220000 E 440 SHLD DELAYl 
0195 220000 E 441 SHL.D DELAY2 
0198 220000 E 442 SHL.n DEI.AY3 
019B 220000 E 443 
444 
445 
r 
f 
SUL n DEL AY4 
446 SET UP THIS ADAPTIVE ROUTINE TO RECHECK ** 
447 THE PEAK OUTPUT VALUE OF THE FILTER ** 
448 TO VERIFY THAT THE FILTER CENTER ** 
449 ft* FREQUENCY IS STILL PROPERLY SET» ** 
450 T 
019E 21AD01 C 451 RFCHEKÎ LXI HrSTEP14 
OlAl 220000 E 452 
453 
454 
r 
T 
SHLD NXTSTP 
455 RESET THE MBS SYSTEM INTERRUPTS AND *• 
456 f*.* THE RTI -1200 INTERRUPTS* ** 
457 f 
01A4 3E20 458 MVI Af20H 
01A6 D3FD 459 OUT OFDH 
01A8 3A0000 E 460 LDA STATUS 
OlAB FB 461 EI 
OlAC G 9 462 
463 
464 
r 
T 
RET 
465 f*.* SET THE THRESHOLD VALUE FOR COMPARISON ** 
ISIS-II 8OAO/EIÛ05 MACRO ASSEMBLERR V2*0 
ADAPTIVE ROUTINE 
ADAPTO PAGE 
LOG OBJ 3EQ 
466 
467 
OlAD 210000 468 
01BO 220000 E 469 
01B3 3E18 4 70 
01B5 320000 E 471 
OlJ&a C39E01 C 472 
473 
474 
475 
476 
477 
478 
479 
SOURCE STATEMENT 
;** WITH THE NEXT OUTPUT PEAK VALUE* 
STEP14Î LXI HFO 
SHLD PEAK 
MVI A,24D 
STA COUNT 
JMP RECHEK 
f 
f 
f 
f  
f 
END 
ASSEMBLY COMPLETE/ NO ERRORS 
